P10[®] Reference Guide Volume II -I/O Registers

DRAFT

PROPRIETARY AND CONFIDENTIAL INFORMATION



3Dlabs®

$P10^{\ \ \mathbb{R}}$ Reference Guide Volume II

I/O Registers

PROPRIETARY AND CONFIDENTIAL INFORMATION

Issue 1

i

3Dlabs

ii

Proprietary Notice

The material in this document is the intellectual property of 3Dlabs®. It is provided solely for information. You may not reproduce this document in whole or in part by any means. While every care has been taken in the preparation of this document, 3Dlabs accepts no liability for any consequences of its use. Our products are under continual improvement and we reserve the right to change their specification without notice. 3Dlabs may not produce printed versions of each issue of this document. The latest version will be available from the 3Dlabs web site.

3Dlabs products and technology are protected by a number of worldwide patents. Unlicensed use of any information contained herein may infringe one or more of these patents and may violate the appropriate patent laws and conventions. 3Dlabs (**®**) is the worldwide trading name of 3Dlabs Inc. Ltd.

3Dlabs, GLINT, GLINT Gamma, PERMEDIA, OXYGEN AND POWERTHREADS are trademarks or

registered trademarks of 3Dlabs Ltd., 3Dlabs Inc. Ltd or 3Dlabs Inc.

Microsoft, Windows and Direct3D are either registered trademarks or trademarks of Microsoft Corp. in the United States and/or other countries. OpenGL is a registered trademark of Silicon Graphics, Inc. All other trademarks are acknowledged and recognized.

© Copyright 3Dlabs Inc. Ltd. 1999. All rights reserved worldwide.

Email: info@3dlabs.com Web: http://www.3dlabs.com

3Dlabs Ltd.

3Dlabs K.K.

Meadlake Place Thorpe Lea Road, Egham Surrey, TW20 8HE United Kingdom Tel: +44 (0) 1784 470555 Fax: +44 (0) 1784 470699

3Dlabs GmbH Breckenheimer Weg 29 65205 Wiesbaden

Deutschland Tel: +49 6122 916 778 Fax: +49 6122 919 646 Shiroyama JT Mori Bldg 16F 40301 Toranomon Minato-ku, Tokyo, 105, Japan Tel: +81-3-5403-4653 Fax: +91-3-5403-4646

3Dlabs Inc.

480 Potrero Avenue Sunnyvale, CA 94086, United States Tel: +1 (408) 530-4700 Fax: +1 (408) 530-4701

Proprietary and Confidential

Change History

Document	Issue	Date	Change
174.2.2 01	1	08/06/2001	Creation

User Note

This manual uses hyperlinks in MSWord file distributions to improve ease of access to relevant information for online users. To enable hyperlinks, the complete *Reference Guide* and *Programmer's Guide* file set need to be in a single Windows directory or folder.

3Dlabs

iv

Table of Contents

1	HARDWA	RE REGISTERS	1
	1.1.1	PCI Address Regions	1
		PCI Configuration Space	
	1.1.3	Region Zero Control Registers	2
		Memory Apertures	
		Bus Interface Registers	
		Reset	
	1.3 PCI	Configuration Region (0x00-0xFF)	3
	1.3.1	Predefined	4
	1.3.2	Base Address Registers (0x10 - 0x28 and 0x30 - 0x34)	16
	1.3.3	AGP (0x40 - 0x4B)	23
	1.3.4	Power Management	27
		ti-function registers	
		Predefined Registers (Multi-function, function > zero)	
	1.4.2	Base Address Registers (Multi-function, function > zero)	35

Proprietary and Confidential

Hardware Registers

This chapter lists P10 hardware registers by region and functional offset group. Within each group, the registers are listed alphanumerically. Exceptionally, graphics core "software" registers (offset 8000-9FFF) are shown in chapter 5. Global cross-reference listings in alphanumeric and offset order are available in chapter 6. Register details have the following format information:

Name	The register's name.
Туре	The region in which the register functions.
Offset	The offset of this register from the base address of the region.
Format	Can be bitfield or integer.
Bit	Bit Name
Read	Indicates whether the register bit can be read from. A 3 mark indicates the register
	can be read from, a 5 indicates the register bit is not readable.
Write	Indicates whether the register bit can be written to. A 3 mark indicates the register
	can be written to, a 5 indicates the register bit is not writable.
Reset	The value of the register following hardware reset.
Description	In the register descriptions:
Reserved Bits	Indicates bits that may be used in future members of the Permedia family. To ensure
	upwards compatibility software should not assume a value for these bits when read.
Not Used/	Indicates bits that are adjacent to numeric fields. These may be used in future
Unused Bits	members of the Permedia family, but only to extend the dynamic range of these
	fields. The data returned from a read of these bits is undefined. When a Not Used
	field resides in the most significant position, a good convention to follow is to sign
	extend the numeric value, rather than masking the field to zero before writing the
	register. This will ensure compatibility if the dynamic range is increased in future.
Reserved	Write accesses to reserved registers are accepted by the bus interface but the data is
Registers	discarded. Read accesses return 0. Data written to reserved registers is never
	forwarded.

For enumeration fields that do not specify the full range of possible values use only the specified values. An example of an enumeration field is the comparison field in the **DepthMode** register. Future chips may define a meaning for the unused values.

1.1.1 PCI Address Regions

The PCI Slave interface implements six PCI Address Regions, shown in the table below. The standard VGA compatible Memory and I/O Space addresses are decoded when the

3Dlabs

Proprietary and Confidential

device has been suitably configured. These addresses do not form a single contiguous region, but are mentioned in the table for completeness:

	PCI Address Regions								
Region Address Space Size (bytes) Description Comments									
Config	Configuration	256	PCI Configuration	PCI Special					
Zero	Memory	256 K	Control Registers	relocatable					
One	Memory	configured	Memory Aperture One	relocatable					
Two Memory configured Memory Aperture Two relocatable									
ROM Memory 64 K Expansion ROM relocatab									
VGA	Memory & I/O	-	VGA Address	optional & fixed					

1.1.2 PCI Configuration Space

The PCI Configuration Space is intended to provide an appropriate set of configuration 'hooks' which satisfy the needs of current and anticipated system configuration mechanisms. The registers in this 256-byte space are accessed and modified by the use of PCI Configuration Read and Write commands, and are normally initialised by BIOS or similar low-level code at system power-up and reset.

When configured for multi-function operation the bus interface provides a unique 256-byte configuration space for each PCI function, but will map accesses to other regions to the same underlying hardware regardless of the function being addressed.

1.1.3 Region Zero Control Registers

Region Zero is a 256 KByte region containing control registers, and ports to and from the graphics processor. The control space is mapped twice within the 256 KByte region. In the second 128K the registers are mapped to be byte swappable for big endian hosts. See Section 3 of this document for further details of Region Zero.

1.1.4 Memory Apertures

2

Two separate apertures are provided to allow access to local memory. Each has a programmable size and can be disabled if required.

As well as being used to access local memory, these two apertures can also be programmed to allow reading and writing of the Expansion ROM. This ensures that the "ROM" is visible beyond system boot time, allowing an EEPROM device to be reprogrammed in the field. Finally, either aperture can be programmed to forward memory accesses to the VGA memory controller.

Proprietary and Confidential

1.2 PCI Bus Interface Registers

The bus interface contains a number of PCI Configuration Registers, and also various Control Status registers for the chip, with accesses to these registers being handled entirely by the bus interface unit.

The bus interface also accesses the read-back path from the Graphics Processor. This is used to access registers in the GP without passing through the pipeline. The read-back operates by sending a tag to the read-back port and waiting a set number of clocks. When the delay has expired, data from the register corresponding to the tag will be present on the read-back port.

A separate port is provided to forward accesses to the RAMDAC Interface. The VGA unit is accessed via the Bypass FIFO. A separate port is also provided to access the EEPROM and VMI interface. The related registers are described below.

1.2.1 Reset

During soft reset the PCI Bus Region 0 registers are reset with the GP input and output FIFOs. However the bus master and slave state machines continue to run, which can result in the PCI trying to load the GPInFIFO during a reset. For details on Configuration and the Reset process see *P10 Reference Guide* Volume IV, *Reset*.

Driver software must write to a PCI configuration register to disable the bus master before asserting a software reset. This ensures that the master is not trying to load the GP Input FIFO during a reset.

Note: When bus retries are disabled, the current implementation accepts and then discards all write accesses to the GP Input FIFO — this is different from the manner in which Bypass accesses are handled. The situation only occurs if driver software performs a soft reset and does not check that it has completed before writing to the FIFO.

1.3 PCI Configuration Region (0x00-0xFF)

The registers in this region have the following functions:

- Read device configuration from ROM following a bus reset.
- Decode PCI register inputs and generate control signals for the device.
- Compare incoming slave addresses with PCI Base Addresses.

When configured for multi-function operation the bus interface provides a unique 256-byte configuration space for each PCI function, but will map accesses to other regions to the same underlying hardware regardless of the function being addressed.

For ease of reference the configuration registers are categorized as:

- 1. Predefined
- 2. Base Address
- 3. AGP
- 4. Power Management
- 5. Multi-function
- 6. Indirect

3Dlabs

1.3.1 Predefined

This section describes the predefined registers in the standard Type 00h Configuration Space header

CFGVendorID

Name CEGVend	NameTypeCFGVendorIDConfiguration		Offs 0x00			
CI O Venu		Control register		0400	integer	
			1 Write Reset			
Bits	Name	Read	Write	Reset	Descript	tion
Bits 015	Name Vendor ID	Read 3	Write 5	Reset 0x3D3	Descript 3Dlabs Company Code	tion
					4	tion

Notes: Vendor Identification Number, 3D3D = 3DLabs Company code

CFGDeviceID

4

Name	Туре	Offset	Format
CFGDeviceID	Configuration	0x02	Integer
	Control register		

Bits	Name	Read	Write	Reset	Description		
015	DeviceID	3	5		= 0020h when AltDeviceId is 0		
					= 0022h when AltDeviceId is 1		
1631	Reserved	5	5				

Notes: AltDeviceId 0 = 3Dlabs P10 device, AltDeviceId 1 = alternative device

Proprietary and Confidential

CFGCommand

Name	Туре	Offset	Format
CFGCommand	Configuration	0x04	Bitfield
	Control register		

Bits	Name	Read	Write	Reset	Description
0	I/O Space Enable	3	5	0	0 = Disable Accesses 1 = Enable Accesses If VgaEnable and VgaFixed are not both set, then fixed VGA addressing is disabled and this bit will be zero (read only).
1	Memory Space Enable	3	3	0	0 = Disable Accesses 1 = Enable Accesses
2	Bus Master Enable	3	3	0	0 = Disable access $1 = Enable access$
3	Special Cycle Enable	3	5	0	0 - P10 never responds to special cycle accesses
4	Memory Write and Invalidate Enable	3	5	0	0 = "Memory Write and Invalidate" is never generated.
5	SVGA Palette Snoop Enable	3	3	0	0 = Treat palette accesses like other SVGA accesses 1 = Enable SVGA Palette snooping If VgaEnable and VgaFixed are not both set, then fixed VGA addressing will be disabled and this bit will be zero (read only).
6	Parity Error Response enable	3	5	0	0: P10 does not support parity error reporting
7	Address/Data stepping enable	3	5	0	0: P10 does not perform stepping
8	SERR driver enable	3	5	0	0: P10 does not support parity error reporting
9	Master Fast Back-to-Back Enable	3	5	0	0: P10 master does not do fast back-to-back accesses
1015	Reserved	3	5	0	

Notes: The command register provides control over a device's ability to generate and respond to PCI cycles. Writing 0 to a field in this register disconnects the specified device from the PCI for all except configuration accesses.

3Dlabs

Proprietary and Confidential

Hardware Registers

Miranda P10 Reference Guide Volume II

6

Proprietary and Confidential

CFGStatus

Name	Туре	Offset	Format
CFGStatus	Configuration	0x04	Bitfield
	Control register		

Bits	Name	Read	Write	Reset	Description
03	Reserved	3	5	0000b	
4	Cap_List	3	3	1	1 = Capabilities Pointer is implemented from PCI 2.2 Spec.
5	66MHz Capable	3	5	Config ured	Bit 5 is set to value of PADPCIClk66 pin where 0 = device is 33 MHz capable only 1 = device is 66 MHz capable
6	Reserved	3	5	0000b	
7	Fast back-to- back capable	3	5	1	1 = R5 can accept fast back-to-back PCI transactions
8	Master Data Parity Error	3	5	0	P10 does not implement parity checking
910	DEVSEL Timing	3	3	01b	1 = P10 asserts DEVSEL# at medium speed
11	Signaled Target Abort	3	5	0	P10 never signals Target-Abort
12	Received Target Abort	3	3	1	This bit is set by the bus master whenever its transaction is terminated with Target-Abort
13	Received Master Abort	3	3	1	This bit is set by the R5 bus master whenever its transaction is terminated with Master-Abort
14	Signalled System Error	3	5	0	P10 never asserts a system error
15	Detected Parity Error	3	5	0	P10 does not implement parity checking

Notes: The Status register is used to record status information for PCI bus related events. Reads to this register behave normally. Writes function differently in that bits can be reset, but not set ("Write-to-clear"). A bit is reset whenever the register is writen and the data in the corresponding bit location is a one.

3Dlabs

Proprietary and Confidential

00 = VGA or Other Display Controller

CFGRevisionID

Name	Туре	Offset	Format	
CFGRevisionID	Configuration	0x08	Integer	
	Control register			

Bits	Name	Read	Write	Reset	Description
07	RevisionID	3	5	0x1	Revision Identification Number - 0x01 = Revision R01

Notes:

8

CFGClassCode[InterfaceClass]

	Name CFGClassCode[Interface ClassCode]		TypeOffsetFormatConfiguration0x09Bitfield					
		Contro	l registe.	ť				
Bits	Name	Read	Write	Reset	Description			
07	Interface	4	5	Configured	Lower byte of ClassCode register.			

Notes: The lower byte of the **ClassCode** register identifies a specific register-level programming interface, so that device-independent software can interact with the device. The reset value of this register is determined by **CFGBusConfig**.

Proprietary and Confidential

CFGClassCode

The Class Code register is read-only, and is used to identify the generic function of the PCI device. The register is best viewed as three byte-sized sub-registers, detailed below. The reset value of this register is determined by the contents of the CFGBusConfig register as follows:

	CFGB	usConfi	g	CI	GClassC	ode	Meaning (see PCI 2.2
Base Class Zero	Vga Enable	Vga Fixed	SubClass3D (x = 0 or 1)	Base Class	Sub Class	Interface	Specification Appendix D)
0	0	х	0	03h	80h	00h	"other" display controller
0	0	х	1	03h	02h	00h	3D controller
0	х	0	0	03h	80h	00h	"other" display controller
0	х	0	1	03h	02h	00h	3D controller
0	1	1	x	03h	00h	00h	VGA-compatible controller
1	0	х	х	00h	00h	00h	non VGA-compatible device
1	х	0	x	00h	00h	00h	non VGA-compatible device
1	1	1	х	00h	01h	00h	VGA-compatible device

If the *BaseClassZero* bit in the **CFGBusConfig** register is zero, the Base Class is reported as 03h, since this device is a PCI display controller.

If this bit is 1 (one) then the Base Class is reported as 00h, which allows Windows 95 to boot even though it may not interpret display controller class codes correctly.

If the *VgaEnable* and *VgaFixed* bits are both one, the device is a VGA controller and fixed VGA address decoding will be enabled.

CFGClassCode[SubClass]

Name	Туре	Offset	Format
CFGClassCode[SubClass]	Configuration	0x0A	Bitfield
	Control register		

Bits	Name	Read	Write	Reset	Description
07	SubClass	4	5	Configured	Middle byte of ClassCode register

Notes: The middle byte of the **ClassCode** register identifies the function of the device in more detail. The reset value of this register is determined by **CFGBusConfig**.

3Dlabs

CFGClassCode[BaseClass]

Name	Туре	Offset	Format	
CFGClassCode[BaseClass]	Configuration	0x0B	Bitfield	
	Control register			

Bits	Name	Read	Write	Reset	Description
07	BaseClass	4	5	configured	Upper byte of ClassCode register, classifies function type

Notes: The ClassCode register is read-only, and is used to identify the generic function of the device (see CFGClassCode table for definition) The register is best viewed as three byte-sized sub-registers including *Subclass* and *Interfacelass*. The reset value is determined by **CFGBusConfig**

CFGCacheLine

Name CFGCache	NameTypeCFGCacheLineSizeConfigurationControl register		Offs 0x0C		
Bits	Name	Read	Write	Reset	Description
07	Cache Line Size	3	5	0x00	00= Cache line size (not supported)

Notes: This register specifies the cache line size in units of 32 bit words. It is only implemented for PCI bus masters that use the "memory write and invalidate" command. The PCI bus master does not use this command so this register is zero and read-only

Proprietary and Confidential

CFGLatencyTimer

Name	Туре	Offset	Format
CFGLatTimer	Configuration	0x0D	Integer
	Control register		

Bits	Name	Read	Write	Reset	Description
07	Latency Timer Count	3	3	0x00	Sets the max number of PCI Clock cycles for master burst accesses

Notes: This register specifies, in PCI bus clocks, the value of the latency timer for this PCI bus master

CFGHeaderType

Name CFGHead	Name CFGHeaderType		Type Configuration			rmat eger
		Contro	ol registe:	t		
Bits	Name	Read	Write	Reset		Description
06	Header Type.	3	5	0xXX	0x00 = type 00 header layout	
7	Multifunction	3	5	0	PCI Definition:	0 = Single Function Device 1 = Multifunction device

Notes: The register identifies the layout of the second part of the predefined header (beginning at byte 10h in Configuration Space) and whether or not the device contains multiple functions. The reset value is set in **CFGFunConfig**.

3Dlabs

00 = BIST is unsupported over the PCI interface

0...7

CFGBuilt In Self-Test

BIST

Name CFGBIST		Type Configu	iration	Offse 0x0F	
		Contro	l register	r	
Bits	Name	Read	Write	Reset	Description

0x00

Notes: Optional register used for control and status of Built-In Self Test (BIST).

5

1.3.2 Base Address Registers (0x10 – 0x28)

3

The Base Address registers allow boot software to relocate PCI devices in memory address space. At system power-up, device-independent software must be able to determine what devices are preset, build a consistent address map, and determine if a device has an Expansion ROM. These Base Address registers allow power-up software to determine the size of each Region, and set its base address within the memory map. The predefined type 00h configuration header has six DWORD locations allocated for Base Address registers, starting from offset 10h in Configuration Space. This PCI device implements three Base Address registers, and the width of these registers is determined by the *PciAddress64* field in the <u>CFGBusConfig</u> register. The first Base Address registers **CFGBaseAddr0** is always located at offset 10h. The offsets of the subsequent registers **CFGBaseAddr1** and **CFGBaseAddr2** are determined by the size of previous Base Address registers.

CFGCardBusCISPointer

Name CFGCardI	Name CFGCardBusCISPointer		Type Configuration		et Format Integer
		Contro	l registe.	ť	
Bits	Name	Read	Write	Reset	Description
031	CardBus CIS Pointer	3	5	0x000 0.0000	Not implemented

Notes: This register is optional and not implemented.

12

Proprietary and Confidential

CFGSubsystemVendorld

Name CFGSubsys	stemVendorId	Type Configu <i>Control</i>		Offse 0x2C	
Bits	Name	Read	Write	Reset	Description

015	Subsystem	3	5	0x3D3	or loaded from ROM		
	VendorID			D			
Notes:	Notes: This register is used to identify the vendor of the add-in board or subsystem where the						

PCI device resides, and is normally loaded from the ROM during device initialisation – see Chapter 10, <u>Reset</u>, in Reference Guide Volume IV.

CFGSubsystemId

SubsystemId

5

3

once

Name CFGSubsystemId		Type Configuration		Offs 0x02	
	Contro				
Bits	Name	Read	Write	Reset	Description

... or loaded from ROM

Notes: This register is used to identify the add-in board on which the PCI device resides. The reset value is normally loaded from ROM during device initialisation – see Chapter 10, <u>Reset</u>, in Reference Guide Volume IV.

0x002

0

3Dlabs

0..15

CFGCapabilitiesPtr

Name	Туре	Offset	Format	
CFGCapabilitiesPtr	Configuration	0x34	Integer	
	Control register			

Bits	Name	Read	Write	Reset	Description
07	Capability Ptr	3	5	0x4C	Pointer to Power Management capability, address 0x4C.
831	Reserved	5	5	0	

Notes: This register holds an eight bit pointer used to provide an offset into the configuration space for the first item in a capabilities list of one of more configuration register sets, each of which supports a new feature or capability.

CFGInterruptLine

Name	Туре	Offset	Format	
CFGInterruptLine	Configuration	0x3C	Integer	
	Control register			

Bits	Name	Read	Write	Reset	Description
07	Interrupt Line	3	3	0	Not read or written by the R5 device itself.

Notes: The Interrupt Line register in an 8-bit register used to communicate interrupt line routing information. It is available for use by device drivers and operating systems but is not used by the PCI device itself.

Proprietary and Confidential

CFGIntPin

Name	Туре	Offset	Format
CFGIntPin	Configuration	0x3D	Integer
	Control register		

Bits	Name	Read	Write	Reset	Description
07	Interrupt Pin	3	5	0x01	0x01 = R5 uses Interrupt pin INTA#

Notes: The Interrupt Pin register tells the BIOS which interrupt line this device uses.

CFGMinGnt

Name	Туре	Offset	Format
CFGMinGrant	Configuration	0x3E	Integer
	Control register		

Bits	Name	Read	Write	Reset	Description
0-7	Minimum grant	3	5	0xC0	0xC0 = 48 microseconds

Notes: This register specifies how long a burst period the PCI device needs.

CFGMaxLat

Name	Туре	Offset	Format
CFGMaxLat	Configuration	0x3F	Integer
	Control register		

Bits	Name	Read	Write	Reset	Description
07	Maximum latency	3	5	0xC0	0xC0 = 48 microseconds

Notes: This register specifies how often the PCI device needs to gain access to the PCI bus.

3Dlabs

1.3.3 Expansion ROM Registers (0x30 – 0x34)

The registers allow boot software to determine if a device has an Expansion ROM. These Base Address registers allow power-up software to determine the size of each Region, and set its base address within the memory map.

The predefined type 00h configuration header has six DWORD locations allocated for Base Address registers, starting from offset 10h in Configuration Space. This PCI device implements three Base Address registers, and the width of these registers is determined by the *PciAddress64* field in the <u>CFGBusConfig</u> register. The first Base Address register **CFGBaseAddr0** is always located at offset 10h. The offsets of the subsequent registers **CFGBaseAddr1** and **CFGBaseAddr2** are determined by the size of previous Base Address registers.

1.3.3.1 32- and 64-bit Base Address Registers

When <u>PciAddress64</u> is zero, the three Base Address registers are all 32 bits wide. When **PciAddress64** is one, the three Base Address registers are all 64 bits wide.

Definitions for both the 32-bit and the 64-bit versions of each Base Address register are given below, although obviously only one width will be visible at any given time depending on the value of **PciAddress64**. When the Base Address registers are only 32 bits wide, the three DWORD locations starting at offset 1Ch are always zero.

Proprietary and Confidential

CFGBaseAddress0 [32-bit]

Name	Туре	Offset	Format
CFGBaseAddr0	Configuration	0x10	Bitfield
	Control register		

Bits	Name	Read	Write	Reset	Description
0	Memory Space Indicator	3	5	See Notes	0 = Region Zero is in PCI memory space.
12	Address Type	3	5	00b	00b = Locate anywhere in 32 bit address space
3	Prefetchable	3	5	See Notes	0 = Region is not prefetchable.
417	Size Indication	3	5	See Notes	0 = Control registers must be mapped into 256 Kbyte region.
1831	Base Address	3	3	See Notes	Loaded by software at boot time to set base address of PCI Region 0

Notes: The Base Address 0 register contains the base address of the Control Region and defines the size and type of this region. This register has a 32-bit format when **PciAddress64** = zero. Reset value is configured by **CFGBusConfig**. – see Chapter 10, *Reset*, in *Reference Guide* Volume IV.

3Dlabs

CFGBaseAddress0 [64-bit]

Name	Туре	Offset	Format	
CFGBaseAddr0	Configuration	0x10	Bitfield	
	Control register			

Bits Name Read Write Reset Description 0 3 5 Memory Space See 0 = Region Zero is in PCI memory space. Indicator Notes 10b = Locate anywhere in 64-bit address space 1..2 Address Type 3 5 10b 3 Prefetchable 3 5 See 0 = Region is not prefetchable. Notes 4..17 3 5 Size Indication See 0 = Control registers must be mapped into 256 Notes Kbyte region. 18...63 Base Address 3 See These bits reset to zero and are loaded by software at 3 Notes boot time to set the base address of Region Zero.

Notes: This register has a 64-bit format when <u>PciAddress64</u> is one. The Base Address 0 register contains the base address of the Control Region and defines the size and type of this region. Reset value is configured by <u>CFGBusConfig.</u> – see Chapter 10, <u>Reset</u>, in <u>Reference Guide</u> Volume IV.

CFGBaseAddress1 [32-bit]

Name	Туре	Offset	Format
CFGBaseAddr1	Configuration	0x14	Bitfield
	Control register		

Bits	Name	Read	Write	Reset	Description
0	Memory Space Indicator	3	5	See notes	0 = Region Zero is in PCI memory space.
12	Address Type	3	5	00b	00b = Locate anywhere in 32 bit address space
3	Prefetchable	3	5	See notes	= 0 when PciPrefetchable is 0 = 1 when PciPrefetchable is 1
4M	Size Indication	3	5	See notes	These bits are read-only zero to indicate the region size.
N31	BaseAddress	3	3	See notes	These bits reset to zero, and are loaded by software at boot time to set the base address of Region One <i>where</i> $N = (\underline{Base1AddrSize} + 16)$ and $M = (N - 1)$.

18

Proprietary and Confidential

Notes: The Base Address 1 register contains the base address of Memory Aperture One and defines the size and type of this region. When <u>Base1AddrSize</u> is zero, this register is **Zero** and **Read-Only**. This register has a 32-bit format when <u>PciAddress64</u> = zero. Reset value is configured by <u>CFGBusConfig</u>. – see Chapter 10, <u>Reset</u>, in <u>Reference Guide</u> Volume IV.

CFGBaseAddress1 [64-bit]

Name CFGBaseAddr1		Type Configuration <i>Control register</i>		Offs 0x18	
Bits Name		Read	Write	Reset	Description
0	Memory Space Indicator	3	5	See notes	0 = Region One is in PCI memory space.
12	Address Type	3	5	10b	10b = Locate anywhere in 64 bit address space
3	Prefetchable	3	5	See notes	= 0 when PciPrefetchable is 0 = 1 when PciPrefetchable is 1
4M	Size Indication	3	5	See notes	These bits are read-only zero to indicate the region size.
N63	BaseAddress	3	3	See notes	These bits reset to zero, and are loaded by software at boot time to set the base address of Region One <i>where</i> $N = (\underline{Base1 \ AddrSize} + 16)$ and $M = (N - 1)$.

Notes: The **BaseAddress1** register contains the base address of Memory Aperture One and defines the size and type of this region. This register has a 64-bit format when <u>PciAddress64</u> = one. When **Base1AddrSize** is zero this register is **Zero** and **Read-Only**. The reset value is configured by <u>CFGBusConfig</u>. – see Chapter 10, <u>Reset</u>, in <u>Reference Guide</u> Volume IV.

3Dlabs

CFGBaseAddress2 [32-bit]

Name	Туре	Offset	Format	
CFGBaseAddr0	Configuration	0x18	Bitfield	
	Control register			

0	Memory Space	3	5	See	0 = Region Two is in PCI memory space.
	Indicator			notes	
12	Address Type	3	5	00b	00b = Locate anywhere in 32 bit address space
3	Prefetchable	3	5	See	= 0 when PciPrefetchable is 0
				notes	= 1 when PciPrefetchable is 1
4M	Size Indication	3	5	See	These bits are read-only zero to indicate the region
				notes	size.
N31	BaseAddress	3	3	See	These bits reset to zero, and are loaded by software
				notes	at boot time to set the base address of Region Two
					where $N = (\underline{Base2AddrSize} + 16)$ and $M = (N - 1)$.

Notes: This register has a 32-bit format when **PciAddress64** is 0. The Base Address 2 register contains the base address of Memory Aperture Two and defines the size and type of this region. When *Base2AddrSize* is zero, this register is Zero and Read-Only. Reset value is configured by **CFGBusConfig.** – see Chapter 10, *Reset*, in *Reference Guide* Volume IV.

Proprietary and Confidential

CFGBase Address2 [64-bit]

Name	Туре	Offset	Format
CFGBaseAddr2	Configuration	0x20	Bitfield
	Control register		

Bits	Name	Read	Write	Reset	Description
0	Memory Space Indicator	3	5	See notes	0 = Region Two is in PCI memory space.
12	Address Type	3	5	10b	10b = Locate anywhere in 64 bit address space
3	Prefetchable	3	5	See notes	= 0 when PciPrefetchable is 0 = 1 when PciPrefetchable is 1
4M	Size Indication	3	5	See notes	These bits are read-only zero to indicate the region size.
N63	BaseAddress	3	3	See notes	These bits reset to zero, and are loaded by software at boot time to set the base address of Region One <i>where</i> $N = (\underline{Base1AddrSize} + 16)$ and $M = (N - 1)$.

Notes: The **BaseAddress2** register contains the base address of Memory Aperture One and defines the size and type of this region. This register has a 64-bit format when <u>PciAddress64</u> = one. When <u>Base2AddrSize</u> is zero this register is **Zero** and **Read-Only**. The reset value is configured by <u>CFGBusConfig</u>. – see Chapter 10, <u>Reset</u>, in <u>Reference Guide</u> Volume IV.

3Dlabs

CFGRomAddr

Name	Туре	Offset	Format	
CFGRomAddr	Configuration	0x30	Bitfield	
	Control mariator			

Control register

Bits	Name	Read	Write	Reset	Description
0	Address Decode Enable	3	5	0x000 00000	0 = disable Expansion ROM accesses 1 = enable Expansion ROM accesses The device will only respond to accesses to the Expansion ROM when both this bit and the "Memory
110	reserved	3	5		0 = reserved
11M	Size Indication	3	5		These bits are read-only zero to indicate the region size.
N31	Expansion ROM Base Address	3	3		These bits reset to zero and are loaded by software at boot time to set the base address of the Expansion ROM where $N = (RomAddrSize + 16)$ and $M = (N - 1)$.

Notes: This register contains the Base Address of the Expansion ROM, in PCI memory space.

Proprietary and Confidential

1.3.4 AGP (0x40 – 0x4B)

The AGP Capability, Status, and Control registers occupy three DWORDs starting at offset 40h.

The abbreviation *AgpCapable* is used to indicate the logical OR of the *Rate1XCapable*, *Rate2XCapable*, and *Rate4XCapable* fields in **CGIBusConfig**, and controls those PCI Fast Write and AGP capabilities which are independent of the data transfer rate.

CFGAGPCapID

Name	Туре	Offset	Format
CFGAGPCapID	Configuration	0x40	Integer
	Control register		

	Bits	Name	Read	Write	Reset	Description
F	07	Capability ID	3	5	see	Configured by AGP Capable
					desc.	0x00 when AGP Capable = 0
						0x02 when AGP Capable = 1 (AGP Capability ID)

Notes: This register specifies whether the device has AGP capability. The reset value is loaded by the **CFGBusConfig** AGP <u>Rate Capability</u> fields where *Capable* is the logical OR of the three fields.

CFGAGPNextPtr

Name	Туре	Offset	Format	
CFGAGPNextPtr	Configuration	0x41	Integer	
	Control register			

Bits	Name	Read	Write	Reset	Description
07	Capability ID	3	5	0x00	Pointer to Next Capability
					00h = no further capabilities in list

Notes: . The AGP Pointer to Next Capability register points to the next capability in the list.

3Dlabs

Proprietary and Confidential

CFGAGPRevision

Name	Туре	Offset	Format
CFGAGPRevision	Configuration	0x42	Integer
	Control register		

Bits	Name	Read	Write	Reset	Description
03	Rate	3	5	See Notes	= 00h when AgpCapable is 0 (reserved value)= 00h when AgpCapable is 1 (Minor Rev 0)
47	Major Rev	3	5	See Notes	= 00h when AgpCapable is 0 = 02h when AgpCapable is 1

Notes: The AGP Revision register specifies the revision of the the AGP spec the device is built to. The reset value is configured in **CFGBusConfig**

24

Proprietary and Confidential

CFGAGPStatus

Name	Туре	Offset	Format	
CFGAGPStatus	Configuration	0x44	Integer	
	Control register			

Bits	Name	Read	Write	Reset	Description
02	Rate	3	5	See Notes	Bit map indicating data transfer rates supported by this device. Bit 0 = value of Rate1XCapable (1X transfers supported)
					Bit 1 = value of Rate2XCapable(2Xtransfers supported)Bit 2 = value of Rate4XCapable(4Xtransfers supported)(4X
3	Reserved	3	5		0 = reserved
4	FW	3	5	See Notes	If set, this device supports Fast Write transactions. = 0 when AgpCapable is 0 = value of PciFWCapable when AgpCapable is 1
5	4G	3	5	See Notes	If set, this device supports addresses greater than 4 GB.
68	Reserved	3	5		0 = reserved
9	SBA	3	5	See Notes	If set, this device supports sideband addressing. = 0 when <i>AgpCapable</i> is 0 = value of <i>SbaCapable</i> when <i>AgpCapable</i> is 1
1023	Reserved	3	5		0 = reserved
2431	RQ	3	5		Maximum number of AGP requests this device can manage. = 00h when AgpCapable is 0 = 1Fh when AgpCapable is 1 (32 outstanding requests)

Notes: The **AGPStatus** register describes which AGP features are supported by the device. It is a read-only register, and will always read back as zero when <u>AgpCapable</u> is not set in **CFGBusConfig**.

3Dlabs

Proprietary and Confidential

CFGAGPCommand

Name	Туре	Offset	Format	
CFGAGPCommand	Configuration	0x48	Integer	
	Command regis	ter		

Bits	Name	Read	Write	Reset	Description
02	DATA_RATE	3	5		One (and only one) bit in this field must be set to indicate the desired data transfer rate. The same bit must be set on both master and target. Setting no bits or more than one but should disable AGP mastering. Setting this field to a value not supported in the CFGAGPStatus register should also disable AGP bus master operation. 1 = 1X transfer rate 2 = 2X transfer rate 4 = 4X transfer rate
3	Reserved	3	5		0=reserved
4	FW_ENABLE	3	5		0 = use standard PCI protocol to receive memory space writes 1 = use PCI Fast Write protocol to receive memory space writes
5	4G_ENABLE	3	5		4G_ENABLE 0 = the AGP master must only generate 32-bit addresses 1 = enable AGP master addressing above 4G boundary
6,7	Reserved	3	5		0=reserved
8	AGP_ENABL E	3	5		0 = disable AGP master operation 1 = enable AGP master operation
9	SBA_ENABLE	3	5		0 = disable Sideband Address mechanism 1 = enable Sideband Address mechanism If SBA is not set in the CFGAGPStatus register but SBA_ENABLE is set in this register, then the AGP bus master should be disabled.
1023	Reserved	3	5		0 = reserved

Proprietary and Confidential

3Dlabs

2431	RQ_DEPTH	3	5	The value in this field should never exceed the value of RQ from the CFGAGPStatus register.The maximum queue depth used internally is the lower of
				RQ and RQ_DEPTH fields in case this field has been programmed incorrectly.

Notes: The **AGPCommand** register is programmed by operating system software to enable AGP operation and select which data rate and features to use. If <u>AgpCapable</u> is not set all writes to this register are discarded and the entire register should read back as zero.

1.3.5 Power Management

The power management registers support power states D0, D1, and D3. When a PCI function within the device is in any power state other than D0, decoding of slave I/O and memory accesses and the initiation of bus master transactions should be disabled for that function only. This is the equivalent of the I/O Space, Memory Space, and Bus Master bits in the **CFGCommand** register for that function being unset. Configuration Space accesses must be decoded at all times, regardless of the power state. These requirements conform to Version 1.1 of the *PCI Power Management Specification*.

CFGPMCapID

Name	Туре	Offset	Format	
CFGPMCapID	Configuration	0x4C	Integer	
	Control register			

Bits	Name	Read	Write	Reset	Description
07	Capability ID	3	5	see desc.	01h = Power Management Capability

Notes: The PM Capability ID register specifies that the device has Power Management Capability.

3Dlabs

Proprietary and Confidential

CFGPMNextPtr

Name	Туре	Offset	Format
CFGPMNextPtr	Configuration	0x4D	Integer
	Control register		

Bits	Name	Read	Write	Reset	Description
07		3	5	See Notes	Pointer to Next Capability = 00h when AgpCapable is 0 (no more capabilities in list) = 40h when AgpCapable is 1 (pointer to AGP Capability)

Notes: The PM Pointer to Next Capability register points to the next capability in the list. Reset is configured in the **CFGBusConfig** <u>AGP Capability</u> registers.

CFGPMC

Name	Туре	Offset	Format
CFGPMC	Configuration	0x4E	Integer
	Control register		

Bits	Name	Read	Write	Reset	Description
02	Version	3	5	0x222	010b = complies with Rev 1.1 of the PCI Power
					Management Interface spec
3	PME Clock	3	5		0 = PME# is not supported in any state
4	Reserved	3	5		0 = reserved
5	DSI	3	5		1 = this device requires special initialization
					following transition to D0 uninitialized state
68	Reserved	3	5		0 = reserved
9	D1_Support	3	5		1 = D1 power state is supported
10	D2_Support	3	5		0 = D2 power state is not supported
1115	PME_Support	3	5		0 = PME# signal is not asserted in any power state

Notes: The Power Management Capabilities (PMC) register.

28

Proprietary and Confidential

CFGPMCSR

Name	Туре	Offset	Format
CFGPMCSR	Configuration	0x50	Integer
	Control register		

Bits	Name	Read	Write	Reset	Description
0,1	PowerState	3	3		0 = D0
					1 = D1
					3 = D3(hot)
					Valid states are 0, 1 and 3
27	Reserved	3	5		
8	PME_En	3	5		0 = PME# signal is not asserted in D3(cold)
129	Data_Select	3	5		0 = Data register not supported
14,13	Data_Scale	3	5		0 = Data register not supported
15	PME_Status	3	5		0 = PME# signal is not asserted in D3 (cold)

Notes: The Power Management Control/Status (PMCSR) register. If the value 2 is written to *PowerState* the write is discarded (power state D2 is not supported). When no PCI functions within the device are in the D0 power state the internal "ConfLowPower" control signal is asserted, and this is used to disable the generation of interupts and reduce the power consumption of the device.

CFGPMCSR_BSE

Name	Туре	Offset	Format	
CFGPMCSR_BSE	Configuration	0x52	Integer	
	Control register			

Bits	Name	Read	Write	Reset	Description
07	Bridgesupport	3	5		00h = this device is not a PCI-to-PCI bridge

Notes: This register specifies the Power Management PCI-to-PCI bridge support

3Dlabs

Proprietary and Confidential

CFGPMData

Name	Туре	Offset	Format	
CFGPMData	Configuration	0x53	Integer	
	Control register			

Bits	Name	Read	Write	Reset	Description
07	PowerMgmt Data	3	5	0xx00	00h = this register is reserved but not implemented

Notes: This register implements the optional Power Management Data register

1.4 Multi-function registers

P10 can be configured to operate as a multi-function device to support multi-head displays. The device includes the required PCI Configuration Space registers for **two** functions to match the number of video heads provided.

The user-defined <u>CFGFunConfig</u> register controls how the PCI is configured for multifunction operation. This register cannot be changed dynamically from software, but instead is loaded from external ROM after a hard reset. The value of the *MaxFunction* field is one bit wide in this implementation.

Previous sections of this document have described the Configuration Space registers as they appear in **function zero**. This section lists the differences between other functions and function zero, and how their registers interact to control the operation of each individual function and the device as a whole.

Note: Registers which are used to report status and capabilities have the same value in all functions and are not duplicated here.

1.4.1 Predefined Registers (Multi-function, function > zero)

See the function zero definitions (above) for predefined registers not listed here.

Proprietary and Confidential

CFGDeviceID [function > zero]

Name	Туре	Offset	Format
CFGDeviceID	Configuration	0x02	Integer
	Control register		

Bits	Name	Read	Write	Reset	Description
015	DeviceID	3	5	See	= 0020h when MultiUniqDevId is 0 and
				Notes	AltDeviceId is 0 (P10 device)
					= 0021h when MultiUniqDevId is 1 and
					AltDeviceId is 0 (alternative)
					= 0022h when MultiUniqDevId is 0 and
					AltDeviceId is 1 (alternative)
					= 0023h when MultiUniqDevId is 1 and
					AltDeviceId is 1 (alternative)
1631	Reserved	5	5		

Notes: The DeviceID register contains the device identification number. The same Device ID is normally used for all functions, although a bit is provided in the **CFGFunConfig** register to give every function a <u>unique Device ID</u> (which is formed by adding the function number to the "standard" Device ID). The reset value is 0x0020 [or loaded from ROM]

CFGClassCode[BaseClass] [function > zero]

Name	Туре	Offset	Format
CFGClassCode[BaseClass]	Configuration	0x0B	Bitfield
	Control register		

Bits	Name	Read	Write	Reset	Description
07	BaseClass	4	5	configured	Upper byte of ClassCode register, classifies function type

Notes: The ClassCode register is read-only, and is used to identify the generic function of the device (see CFGClassCode table for definition) The register is best viewed as three byte-sized sub-registers including *Subclass* and *Interfaceclass*. The reset value is determined by CFGBusConfig.
Only function zero supports VGA operation so <u>VgaEnable</u> and <u>VgaFixed</u> are always assumed to be zero when generating the Class Code for any other function. This limits the available Class Codes to 3D controller or "other" display controller for functions other than zero.

3Dlabs

Proprietary and Confidential

Miranda P10 Reference Guide Volume II

32

Proprietary and Confidential

CFGCommand [function > zero]

Each function has its own **CFGCommand** register, which controls the ability of that function to generate and respond to PCI bus cycles. When a zero is written to this register, the relevant function is logically disconnected from the bus for all accesses except configuration accesses.

Slave address decoding can therefore be disabled on a per-function basis by writing to the individual **CFGCommand** register for each function. However, all the functions share a common PCI Master unit and in some circumstances it is possible for bus mastering to be disabled for only one function. In this situation the bus master must continue to operate, and only be disabled when the Bus Master field has been cleared in the CFGCommand register for *every* function.

Only function zero is permitted to support VGA operation if enabled by the **CFGBusConfig** register. When VGA operation is enabled then the standard fixed VGA I/O and Memory Space addresses are decoded through function zero, and the slave response to these addresses is enabled and disabled by the **CFGCommand** register in that function. The **CFGCommand** registers in functions other than zero have no effect on VGA operation, and their I/O Space and VGA Palette Snoop fields are zero.

3Dlabs

CFGClassCode[BaseClass] [function > zero]

Name	Туре	Offset	Format
CFGClassCode[BaseClass]	Configuration	0x04	Bitfield
	Control register		

Bits	Name	Read	Write	Reset	Description
0	I/O Space	3	5	0x0000	0 = this function does not support I/O space accesses
1	Memory Space	3	5		0 = disable memory space accesses for this function 1 = enable memory space accesses for this function
2	Bus Master	3	5		0 = disable master accesses for this function 1 = enable master accesses for this function
3	Special Cycles	3	5		0 = this device never responds to special cycle accesses
4	Memory Write and Invalidate Enable	3	5		0 = "Memory Write and Invalidate" is never generated
5	VGA Palette Snoop	3	5		0 = this function does not support VGA operation
6	Parity Error Response	3	5		0 = this device does not support parity error reporting
7	Address/Data Stepping	3	5		0 = this device does not perform address/data stepping
8	SERR# Enable	3	5		0 = this device does not support parity error reporting
9	Fast Back-to- Back Enable	3	5		0 = this device does not perform fast back- to-back accesses
1015	Reserved	3	5		0 = reserved

Notes:

34

Proprietary and Confidential

CFGStatus [function > zero]

See the <u>function zero</u> definition.

In a *single-function device* the *Received Target Abort* and *Received Master Abort* bits are set in the **CFGStatus** register following the abort condition regardless of whether the bus master is enabled in **CFGCommand**.

In a *multi-function device* all the functions in the device share a single PCI Master so the relevant abort bits are set in the **CFGStatus** register of *every* function where bus master operation is enabled in its **CFGComand**.

CFGLatencyTimer [function > zero]

See the function zero definition.

Each function has its own copy of the **CFGLatencyTimer** register. During multi-function operation the shared PCI Master uses the highest latency timer count from all functions with an enabled bus master.

CFGInterruptLine [function > zero]

See the function zero definition.

Each function has its own copy of the **CFGInterruptLine** register. When *MultiShareIntLine* = one then writing to **CFGInterruptLine** for any function will update this register for all functions, otherwise only the register for the function actually written is affected. The registers in the Interrupt Controller are shared between all functions, and can be accessed through Region Zero which is always visible for each function. Any head-specific interrupts such as vertical blank must have a bit per head provided in the appropriate registers in the Interrupt Controller.

1.4.2 Base Address Registers (Multi-function, function > zero)

Each function has its own set of Base Address Registers. The 256 KByte Region Zero is always mapped in for every function. Configuration bits are provided in <u>CFGFunConfig</u> to disable the BARs for <u>Regions One</u> and Two in all functions other than zero, which may be useful to reduce the total bus address space consumed by multi-function configurations where both memory apertures do not need to be visible for every function.

CFGBaseAddr0 [function > zero]

See function zero definition.

This register always has the same format in all functions as **CFGBaseAddr0** in function zero. All slave accesses to Region Zero of any function are mapped through the bus interface to the same underlying "Region Zero" hardware in the device, regardless of which function is actually addressed.

3Dlabs

Proprietary and Confidential

CFGBaseAddr1 [function > zero]

See function zero definition.

When **MultiBar1Enable** = 0 this register is *Zero and Read Only* for functions other than zero.

When <u>MultiBar1Enable</u> = 1 this register has the same format in all functions as **CFGBaseAddr1** in function zero. All slave accesses to Region One of any function are mapped through the bus interface to the same underlying "Region One" hardware in the device, regardless of the function addressed.

CFGBaseAddr2 [function > zero]

See function zero definition.

When <u>MultiBar2Enable</u>=0 this register is *Zero and Read Only* for functions other than zero.

When <u>MultiBar2Enable</u>=1 this register has the same format in all functions as CFGBaseAddr2 in function zero. All slave accesses to Region Two of any function are mapped through the bus interface to the same underlying "Region Two" hardware in the device, regardless of the function addressed.

CFGRomAddr [function > zero]

The Expansion ROM Base Address Register can only be accessed through function zero, and is always *Zero and Read Only* for all other functions.

1.4.3 AGP Registers (Multi-function, function > zero)

Function zero supports AGP operation when enabled by the <u>AgpCapable</u> registers in **CFGBusConfig**.

Although not required by the *AGP Interface Specification* it is not impossible that some system software will look at the configuration space of a device and decide whether or not to allocate system resources based on its AGP capabilities. (For example, DirectDraw might decide that GART-based DMA services are not available to function one if it indicates that it is not AGP capable.) For this reason there are configuration bits in **CFGFunConfig** to make AGP registers <u>visible</u> in functions other than zero, and to configure whether the **CFGAGPCommand** register should be <u>shared</u> between all functions.

When **MultiAgpCapable** is zero all the AGP registers (**CFGAgpCapld**, **CFGAGPNextPtr**, **CFGAGPRevision**, **CFGAGPStatus**, and **CFGAGPCommand**) are Zero and Read Only for functions other than zero. When both **AgpCapable** and **MultiAgpCapable** = 1 then these registers are visible in all functions. Details of AGP registers not listed here can be found in the earlier function zero definitions.

CFGAGPCommand [function > zero]

See function zero definition.

36

Proprietary and Confidential

Each function has its own copy of the CFGAGPCommand register. When **MultiShareAgpCmd** and **MultiAgpCapable** are both one then writing to the CFGAGPCommand register for any given function will update this register for all functions, otherwise only the register for the function actually written will be affected.

Note: Regardless of how the other functions in a multi-function device are configured, the operation and mode of the AGP Master is only affected by the **CFGAGPCommand** register in function zero.

1.4.4 Power Management Registers (Multi-function, function > zero)

All functions share the common PCI and AGP Bus Master units. These will only be disabled as a result of power management when there are no functions remaining in the D0 power state. The power state of the entire device reflects the power state of all functions. For example, if function zero is in power state D3 and function one is in power state D1 then the device is in power state D1.

See the earlier function zero definitions for Power Management registers not listed here.

CFGPMNextPtr [function > zero]

See function zero definition.

When **MultiAgpCapable** is zero this register *Zero and Read Only* for functions other than zero.

CFGPMCSR [function > zero]

See function zero definition.

Each function has its own copy of the **CFGPMCSR** register, and power states D0, D1, and D3 are *supported separately for each function*.

Putting a function into a power state other than D0 disables slave address decoding, bus mastering, and interrupt generation for that function only. Other functions still in power state D0 may continue to respond to slave accesses and generate interrupts and bus master transactions. Configuration accesses must be decoded at all times, regardless of power state.

1.5 Indirect PCI Space Access to Regions 0 – 3 and ROM

The IndirectData, IndirectAddress, and IndirectTrigger registers are used to access Regions Zero, One, Two, and the ROM region indirectly through PCI Configuration Space. The region to be accessed and the offset into the region are programmed into the IndirectAddress register. Write data is loaded into the IndirectData register, and is written to the location pointed to by the IndirectAddress register when the IndirectTrigger register is written.

Reading the **IndirectTrigger** register returns the value at the location pointed to by the **IndirectAddress** register. The byte enables used for the internal read or write operation are taken from the actual bus transaction to the **IndirectTrigger** register.

3Dlabs

Each of these three user-defined registers is shared between all functions in a multifunction device, and accesses through any function are mapped to the same underlying register hardware by the bus interface.

A similar approach is used for <u>VGA Indirect Addressing</u>, through VGA I/O Space. Examples are shown in Appendix 2, below.

CFGIndirectData

Name CFGIndire	ectData	Type Configuration		Offs 0xF4	
		Control register		r	
Bits	Name	Read	Write	Reset	Description
031	IndirectData	3	3	0x000 00000	

Notes: The **IndirectData** register is used to hold write data for indirect transfers using PCI Configuration Space. See the description above for details of how this register should be used.

Proprietary and Confidential

CFGIndirectAddress

Name	Туре	Offset	Format
CFGIndirectAddress	Configuration	0xF8	Integer
	Control register		

Bits	Name	Read	Write	Reset	Description
028	AddressOffset	3	3	0x000 0,0000	
2931	RegionSelect				0 = select Region 0 1 = select Region 1 2 = select Region 2 3 = reserved 4 = reserved 5 = reserved 6 = reserved 7 = select ROM region The reserved values can be written to and read from this register, but will result in indirect writes being discarded and indirect reads returning zero.

Notes: The **IndirectAddress** register is used to hold the region to be accessed for indirect transfers using PCI Configuration Space, and the address offset within that region. See the text above for details of how this register should be used.

CFGIndirectTrigger

Name CFGIndire	ectTrigger	TypeOffsetConfiguration0xFCControl register		0xFC	
Bits	Name	Read	Write	Reset	Description
031	Indirect Trigger	3	3	0x000 0.0000	

Notes: The **IndirectTrigger** register is used to trigger indirect accesses to the device using PCI Configuration Space. See the text above for details of how this register should be used.

3Dlabs

1.6 Region 0 Reserved Registers (0x09000 – 0x0EFFF and 0x29000 – 0x2EFFF)

All accesses to reserved sub-regions in the table above are intercepted and handled by the bus interface: writes are discarded, and reads return zero. Accesses to non-reserved sections of the address map are forwarded to the appropriate target unit.

The bus interface has no information about the internal register map of individual target units, so where target units have a sparse register map they themselves are responsible for handling accesses to reserved registers. By convention, they too should absorb writes and read back zero from reserved addresses.

1.7 Region 0 Control Registers (0x0000-0x01FF)

Region Zero is a 256 KByte region containing control registers and ports to and from the graphics processor. The control space is mapped in two 128K ranges: in the second 128K the registers are mapped to be byte swappable for Big Endian hosts. See the *P10 Reference Guide* volume I for further details of Region Zero.

The bus interface has its own internal set of CSR registers, which are described in detail in the PCI CSR Unit Specification. They include Reset, Power Management, and Bus Master control registers, but in a departure from previous 3Dlabs designs the interrupt and error registers now reside in a separate Interrupt Control unit which allows a much more generic and re-usable implementation of the bus interface CSR registers.

1.7.1 Bus Interface CSR (0x00000 – 0x00FFF)

ResetStatus

Name	Туре	Offset	Format	
ResetStatus	Bus Interface	0x00	Integer	
	Control register	-		

Bits	Name	Read	Write	Reset	Description
030	Reserved	3	5		0=reserved
31	Indirect Trigger	3	3	0x000	Software Reset Flag
				00000	0 = graphics processor is ready for use
					1 = graphics process is being reset and must not be
					used

Notes:	Writing to this register resets the graphics processor software. It does <i>not</i> reset the bus interface. The
	reset takes a number of cycles to complete during which the graphics processor should not be used. A
	flag in the register shows that the software reset is still in progress.
	Note: All PCI CSR registers are reset by this software reset unless explicitly stated otherwise.

40

Proprietary and Confidential

PowerManagement

Name PowerManagement		Type Bus Interface <i>Control register</i>		Offse 0x08	et Format Integer
Bits	Name	Read	Write	Reset	Description
0	SlavePM Enable	3	3		0 = respond to slave accesses in all power states 1 = respond to slave accesses only in State D0
1	MasterPM Enable	3	3		0 = allow bus masters to access the bus in all power states 1 = allow bus masters to access the bus only in State D0
2	InterruptPM Enable	3	3		0 = allow INTA# to be asserted in all power states 1 = allow INTA# to be asserted only in State D0
3	InterruptGate Mode	3	3		0 = de-assert the INTA# output on entering low- power mode 1 = allow INTA# to remain asserted during low- power mode if it was already asserted before entering low-power mode
431	Reserved	3	5		0=reserved

Notes: This register controls the behaviour of the bus interface in power states other than the D0 state.

3Dlabs

Proprietary and Confidential

ApertureOne ApertureTwo

-			
Name	Туре	Offset	Format
ApertureOne	Region Zero	0x10	Bitfield
ApertureTwo	Region Zero	0x18	Bitfield
	Control register		

Bits	Name	Read	Write	Reset	Description
0, 1	ApertureMode	3	3	0	0 = access the local memory directly 1 = access the memory through the VGA subsystem 2 = use this aperture to access the Expansion ROM 3 = reserved (access the local memory directly)
231	Reserved	3	5	0	

Notes: Two memory apertures are provided, each being a PCI region with a configured size (see <u>CFGBusConfig</u>). The **ApertureOne** and **ApertureTwo** registers allow the Apertures to be used to access the VGA or ROM instead of the memory controller. When the *VGAAccess* bit in either of the **ApertureOne** or **ApertureTwo** registers is set, then all accesses to the relevant aperture are forwarded to the VGA Unit rather than directly to the memory controller. Writing a "reserved" value to this register configures the aperture to access the memory directly, but this may change in future implementations.

Proprietary and Confidential

BusErrorFlags

Name	Туре	Offset	Format	
BusErrorFlags	Region Zero	0x20	Bitfield	
	Control register			
D . D .		n		

Bits	Name	Read	Write	Reset	Description
0	Soft Reset	3	3э	0	0 = no error
0	Access Error	5	35	Ŭ	
	Access Error				1 = Graphics Core / Memory / VGA access
				_	discarded during Soft Reset
1	Completion	3	3э	0	0 = no error
	Discard Error				1 = Delayed Completion discarded after master failed
					to repeat request
2	VGA Snoop	3	3э	0	0 = no error
	Failure Error				1 = VGA Snoop failed as no buffer space available
					to receive the data
3	Target Abort	3	3э	0	0 = no error
	Error				1 = PCI Master transaction terminated by Target
					Abort
4	Master Abort	3	3э	0	0 = no error
	Error				1 = PCI Master transaction terminated by Master
					Abort
531	Reserved	3	5	0	

Notes: The BusErrorFlags register shows which errors are outstanding in the bus interface. Flag bits are reset by writing to this register with the corresponding bit set to a one. Flags at positions where the bits are set to zero will be unaffected by the write.

3Dlabs

BusErrorEnable

Name	Туре	Offset	Format
ResetStatus	Region Zero	0x028	Bitfield
	Control register		

Bits	Name	Read	Write	Reset	Description
0	Soft Reset Access Enable	3	3		0 = disable 1 = enable bus error generation
1	Completion Discard Enable	3	3		0 = disable 1 = enable bus error generation
2	VGA Snoop Failure Enable	3	3		0 = disable 1 = enable bus error generation
3	Target Abort Enable	3	3		0 = disable 1 = enable bus error generation
4	Master Abort Enable	3	3		0 = disable 1 = enable bus error generation
531	Reserved	3	5		0=reserved

Notes: The BusErrorEnable register selects which error conditions are allowed to generate a Bus Error interrupt signal to the Interrupt Controller Unit.

PciMasterControl

Name	Туре	Offset	Format	
PciMasterControl	Region Zero	0x030	Integer	
	Control register	r		

Bits	Name	Read	Write	Reset	Description
0	RdConcat Enable	3	3	0x000 00003	0 = do not attempt to concatenate read requests 1 = concatenate adjacent read bursts on the bus
1	WrConcat Enable	3	3		0 = do not attempt to concatenate write requests 1 = concatenate adjacent write bursts on the bus
231	Reserved (Read Only)	3	5		0=reserved

Notes: The PciMasterControl register is used to control the behaviour of the PCI Master. This register is not affected by the software reset caused by writing to the **ResetStatus** register

44

Proprietary and Confidential

PciAbortStatus

Name	Туре	Offset	Format
PciAbortStatus	Region Zero	0x038	Bitfield
	Control register		

Bits	Name	Read	Write	Reset	Description
0,1	Ident	3	3	0x000 00000	The identity of the DMA source which caused the Abort.This field is only valid when the Status field is not zero. 0 = Interrupt Controller 1 = GPIO Upload Unit 2 = Memory Controller
229	Reserved	3	5		0=reserved
3031	Status	3	3		0 = no transactions terminated by Abort 1 = Write transaction terminated by Abort 2 = Read transaction terminated by Abort

Notes: **PciAbortStatus** reports whether an operation initiated by the PCI Master in this device has been terminated with an abort on the bus. Only details of the first such abort are recorded, and are not overwritten by subsequent aborts until **PciAbortStatus** has been cleared. Writing any value to the **PciAbortStatus** register will clear it together with the **PciAbortAddrLo** and **PciAbortAddrHi** registers.

PciAbortAddrLo

Name PciAbortAddrLo		TypeOffseRegion Zero0x040Control register		0x04	
Bits	Name	Read	Write	Reset	Description
031	AbortAddrLo	3	3	0x000 00000	Lower 32 address bits of aborted transaction. The contents of this register are only valid when the PciAbortStatus <i>Status</i> bit reports a read or write abort

Notes: This register records the lower 32 bits of the bus address which caused the abort recorded in the **PciAbortStatus** register's *Status* bit. Writing any value to **PciAbortStatus** clears the **PciAbortAddrLo** register

3Dlabs

Proprietary and Confidential

PciAbortAddrHi

Name	Name		ype Offse		et Format
PciAbortA	PciAbortAddrHi		Region Zero 0:		8 Bitfield
		Contro	l registe.	ť	
Bits	Name	Read	Write	Reset	Description
031	AbortAddrHi	3	3	0x000 00000	Higher 32 address bits of aborted transaction. The contents of this register are only valid when "PciAbortStatus.Status" reports a read or write abort

Notes: This register records the higher 32 bits of the bus address which caused the abort recorded in **PciAbortStatus** register's *Status* bit. Writing any value to **PciAbortStatus** clears this register

Proprietary and Confidential

AgpMasterControl

Name	Туре	Offset	Format
AgpMasterControl	Region Zero	0x050	Bitfield
	Control register		

Bits	Name	Read	Write	Reset	Description
0	GntDisable	3	3	0x000 00003	0 = allow AGP Master to generate REQ# and receive GNT#s normally 1 = connect PCI Master directly to REQ# and GNT# (for debug only)
1	ReadThrottle	3	3		0 = use the RBF# pin to throttle start of low-priority read data transfers 1 = only request read data when space to receive it (RBF# never asserted)
2,3	RdBurstSize	3	3		Length of requested AGP Read transactions. All longer requests from DMA sources are broken up into a series of transactions of this length. 0 = 16 bytes (2 QuadWords) 1 = 32 bytes (4 QuadWords) 2 = 48 bytes (6 QuadWords) 3 = 64 bytes (8 QuadWords)
4,5	WrBurstSize	3	3		Length of requested AGP Write transactions. All longer requests from DMA sources are broken up into a series of transactions of this length. 0 = 16 bytes (2 QuadWords) 1 = 32 bytes (4 QuadWords) 2 = 48 bytes (6 QuadWords) 3 = 64 bytes (8 QuadWords)
631	Reserved	3	5		0=reserved

Notes: This register is used to set up the behaviour of the AGP Master. It will normally be programmed during device initialisation and should not be modified during runtime operation unless the AGP Master is idle and there are no outstanding AGP Read or AGP Write requests to the target

3Dlabs

PciPLLControl

Name	Туре	Offset	Format
PciPLLControl	Region Zero	0x058	Bitfield
	Contraction in the		

Control register

Bits	Name	Read	Write	Reset	Description
02	PciPLLSetup	3	3	0x800 0000F	7h = standard setup [reset value]
3	PciPLLEnable	3	3		1 = enabled [reset value]
430	Reserved	3	5		0=reserved
31	PciPLLLock	3	5		0 = not locked 1 = locked

Notes: The **PciPLLControl** register is used to control the PLL which multiplies the incoming 15ns **CLK** signal from the bus to generate an internal 266MHz clock (this is required to transmit data and sideband addresses in AGP 2X and 4X transfer modes). The top register bit reports the PLL status. This register is not affected by the software reset caused by writing to the **ResetStatus** register

AgpAutoCalCount

Name	Туре	Offset	Format
AgpAutoCalCount	Region Zero	0x060	Bitfield
	Control register	r	

Bits	Name	Read	Write	Reset	Description
011	AutoCal Count	3	5	0x000 00FFF	FFFh = minimum count value
1231	AutoCalCount	3	3		

Notes:	The AgpAutoCalCount register controls the number of bus clocks between automatic calibrations of
	the output drivers for the SBA[7::0], AD[31::00] and C/BE[3::0] bus interface pins while
	operating in AGP 4X transfer mode. The bottom 12 bits of this register are always set, ensuring a
	sensible minimum interval between calibration operations.
	This register is not affected by the software reset caused by writing to the ResetStatus register

48

Proprietary and Confidential

AgpDriveStrength

Name	Туре	Offset	Format
AgpAutoCalCount	Region Zero	0x068	Bitfield
	Control register		

Bits	Name	Read	Write	Reset	Description
02	AutoCal Count	3	3	0x000 00000	SbDriveStrength: Programmed drive strength for SBA[7::0] outputs.
3	SbDriveSelect	3	3		Select SBA[7::0] output buffer drive strength. 0 = use automatically measured drive strength 1 = use programmed value of SbDriveStrength Bits 2-0
46	AdDrive Strength	3	3		
7	AdDriveSelect	3	3		Select AD[31::00] and C/BE[3::0] output buffer drive strength. 0 = use automatically measured drive strength 1 = use programmed value of AdDriveStrength
810	ZsDriveStrengt h (Rea d Only)	3	5		Automatically measured drive strength for AGPZSET pin. The value of this field may change over time, as a result of changes in the device operating environment.
11	ZsDriveValid (Read Only)	3	5		
1231	Reserved	3	5		

Notes: The AgpDriveStrength register is used to monitor the required bus interface output buffer drive strength, which is normally measured and updated automatically while operating in AGP 4X transfer mode. To assist with electrical debugging, the AgpDriveStrength register can also directly control the output drive strength of the bus interface pins regardless of the AGP transfer mode selected. Note: This register is not affected by the software reset caused by writing to the ResetStatus register.

3Dlabs

AgpCalibration

Name	Туре	Offset	Format	
AgpCalibration	Region Zero	0xF00-F7F	Integer	
	Control registe	t		

Bits	Name	Read	Write	Reset	Description
031	Reserved	3	5	0x000 00000	0=reserved

Notes: This range of register offsets is reserved to receive dummy writes during automatic calibration of the output drivers for the **AD[31::00]** and **C/BE[3::0]** pins while operating in AGP 4X transfer mode. All data written to this address range is discarded, and all read operations return zero. This is the default behaviour for "reserved" registers and therefore does not require any special implementation

CoreControl

Name	Туре	Offset	Format
CoreControl	Region Zero	0x070	Integer
	Control register		

Bits	Name	Read	Write	Reset	Description
05	GpMemory	3	3	0x000	Disable accesses from graphics core memory ports.
	Disable			00000	See the P10 Memory Pipe Specification for details
6	Context	3	3	0x000	0 = enable tag snooping in the Context Unit
	Disable			00000	1 = disable tag snooping and hence context saving
731	Reserved	3	5		0=reserved

Notes: The CoreControl register controls the operation of the Context and Memory Pipe units

1.7.1.1 PCI Router Status, Profiling and Manufacturing Registers See <u>Appendix 2</u> where provided

50

Proprietary and Confidential

4 K

1.7.2 Interrupt Control (0x01000 – 0x01FFF)

The following registers are all 32 bits wide and aligned to 64 bits. Writes to undefined addresses are discarded, reads from undefined addresses return zero. Any register bits which are not explicitly defined should be treated as reserved and should not be modified by writes and return zero for reads.

Interrupts work on arrays of interrupt signals. The implementation should match the individual interrupt signals to bit positions in the arrays through the following tables:

	Interrupts							
Bit	Bit Name	Signal Name	Description					
0	Command	GPIOCommIntrApi	Command interrupt					
1	IsocCommand	GPIOCommIntriso	Command interrupt from					
			isochronous channel					
2	Sync	GPIOSyncIntrApi	Sync interrupt					
3	IsocSync	GPIOSyncIntrIso	Sync interrupt from isochronous					
			channel					
4	ContextTimeout	GPIOTimerIntr	Context scheduler timeout					
5	PageFault	MemoryAddressFaultInterrupt	Memory page fault					
6	PageDMA	MemoryPageDMACompleteInterrupt	Page controller DMA complete					
7	Error	ErrorInterrupt	Error, check flags for source					
8	External	ExternalInterrupt	From external pin					
9	VideoPort0	VPortFrameIntr0	Start of frame from video input					
			port					
10	VideoPort1	VPortFrameIntr1	Start of frame from video input					
			port					
11	VBlank0	VideoVBlank0	Vertical blank					
12	VBlank1	VideoVBlank1	Vertical blank					

The rest of P10 does not distinguish between errors and interrupts, so in the *InterruptValid* array the errors follow on from the interrupts.

	Errors							
Bit	Bit Name	Signal Name	Description					
0	BusError	BusError	Error from PCI, check bus register for cause					
1	PixAddrTimeOut	PixAddrWatchdogInt	Watchdog timeout from pixel address unit					
2	TexTimeOut	TexWatchdogInt	Watchdog timeout from texture units					
3	IndexError0	GPIOIdxErr0	Index references invalid address					
4	IndexError0	GPIOIdxErr1	Index references invalid address					
5	IndexError0	GPIOIdxErr2	Index references invalid address					
6	IndexError0	GPIOIdxErr3	Index references invalid address					
7	IndexError0	GPIOIdxErr4	Index references invalid address					
8	IndexError0	GPIOIdxErr5	Index references invalid address					
9	IndexError0	GPIOIdxErr6	Index references invalid address					
10	IndexError0	GPIOIdxErr7	Index references invalid address					
11	IndexError0	GPIOIdxErr8	Index references invalid address					
12	IndexError0	GPIOIdxErr9	Index references invalid address					
13	IndexError0	GPIOIdxErr10	Index references invalid address					
14	IndexError0	GPIOIdxErr11	Index references invalid address					
15	IndexError0	GPIOIdxErr12	Index references invalid address					
16	IndexError0	GPIOIdxErr13	Index references invalid address					
17	IndexError0	GPIOIdxErr14	Index references invalid address					
18	IndexError0	GPIOIdxErr15	Index references invalid address					

3Dlabs

Proprietary and Confidential

19	VUnderflow0	VideoUnderflowError0	Video underflow from head 0
20	VUnderflow1	VideoUnderflowError1	Video underflow from head 1
21	ShdTimeOut	ShadUnitWDogIntr	Watchdog timeout for shading unit
22	PixVtgTimeOut	PixAddrVtgSyncIntr	Watchdog timeout for syncing on vtg
23	PixTimeOut	PixUnitWDogIntr	Watchdog timeout for pixel unit

ItcInterruptEnable

Name	Туре	Offset	Format	
ItcInterruptEnable	Region Zero	0x01000	Mask	
	Control register			

Bits	Name	Read	Write	Reset	Description
031	Mask	3	5	0000.0 000	Mask of internal signals that should cause a bus interrupt. See <u>above</u> for bit assignments

Notes:

ItcInterruptPending

Name	Туре	Offset	Format	
ItcInterruptPending	Region Zero	0x01008	Integer	
	Control register			

Bits	Name	Read	Write	Reset	Description
029	Mask	3	3		Mask of internal signals that are asserted. Write 1 to each bit to be cleared. See <u>above</u> for bit assignments
30	Host	3	3		Set to 1 to raise interrupt under software control
31	VGA	3	5		0=reserved

Notes:

52

Proprietary and Confidential

ItcErrorEnable

Name	Туре	Offset	Format
ItcErrorEnable	Region Zero	0x01010	Mask
	Control register		

Bits	Name	Read	Write	Reset	Description
031	Mask	3	3	0x000 0.0000	Mask of internal signals that should cause a bus interrupt. See <u>above</u> for bit assignments

Notes:

ItcErrorPending

Name ItcErrorPe	nding	Type Region Contro	Zero l registe :	Offs 0x01	
Bits	Name	Read	Write	Reset	Description
030	Mask	3	3	0x000 0.0000	Mask of internal signals that are asserted. Write 1 to each bit to be cleared. See <u>above</u> for bit assignments
31	Reserved	3	5		0=reserved

Notes:

3Dlabs

Proprietary and Confidential

ItcTrigger

Name	Туре	Offset	Format
ItcTrigger	Region Zero	0x01020	Mask
	C		

Control register

Bits	Name	Read	Write	Reset	Description
0	Valid	3	5		Set to 1 when register is written, cleared when program has executed
1	Program	3	3	0x000 0.0000	
231	Reserved				

Notes: A write to this register triggers the operation of a program (the value in the register specifies the program number to run

54

Proprietary and Confidential

ItcProgramControl0

Name	Туре	Offset	Format
	Region Zero	0x01040	Bitfield
	Control register		

Bits	Name	Read	Write	Reset	Description
0	SrcA	3	3		0=0
1	SrcB	3	3		1 = Memory 0=Mask 1=Variable
2,3	Operation	3	3		0 = Add $1 = Subtract$ $2 = AND$ $3 = OR$
4	Dst	3	3		0 = Discard $1 = Memory$
58	Enables	3	3		0=reserved
915	Reserved	3	5		0=reserved
1631	Mask	3	3		0 = Mask 1 = Variable

Notes: The value for *SrcA* can be set to zero or read from memory; the value for *SrcB* can be set to the mask of pending interrupts or a variable from a register. The operation is one of:

Dst = SrcA + SrcB

Dst = SrcA - SrcB

Dst = SrcA AND SrcB

Dst = SrcA OR SrcB

The destination value can be written to memory or discarded. All data values are 32 bits, but writes to memory use a specified byte enable mask.

3Dlabs

Proprietary and Confidential

ItcProgramAddrLow0

Name	Type	Offset	Format	
ItcProgramAddrLow0	Region Zero	0x01048	Bitfield	
	Control register	r		

Bits	Name	Read	Write	Reset	Description
01	Reserved	3	5	0x000 0.0000	Reserved
231	Address	3	5		Address

Notes:

ItcProgramAddrHigh0

Name		Туре		Offse	set Format
ItcProgram	nAddrHigh0	Region	Zero	0x010	1050 Bitfield
		Contro	ol registe.	ť	
Bits	Name	Read	Write	Reset	Description
031	Address	3	3	0x000	

0.0000

Notes:

0...31

ItcProgramVariable0

Address

3

3

Name	Туре	Offset	Format
	Region Zero	0x01058	Bitfield
	Control register		

Bits	Name	Read	Write	Reset	Description
031	Data	3	3	0x000 0.0000	Data

Notes:

56

Proprietary and Confidential

ItcProgramControl1

Name		Type		Offs	et Format	
		Region	Zero	0x01	060 Bitfield	
		Contro	ol registe.	ť		
Bits	Name	Read	Write	Reset	Description	
0	SrcA	3	3	0x000	0=0	
				0.0000	1 = Memory	
1	SrcB	3	3		0=Mask	
					1=Variable	
2,3	Operation	3	3		0 = Add	
					1 = Subtract	
					2 = AND	
					3 = OR	
4	Dst	3	3		0 = Discard	
					1 = Memory	
58	Enables	3	3		Enables	
915	Reserved	3	5		0=reserved	
1631	Mask	3	3		0 = Mask	
					1 = Variable	

Notes: The value for *SrcA* can be set to zero or read from memory; the value for *SrcB* can be set to the mask of pending interrupts or a variable from a register. The operation is one of:

Dst = SrcA + SrcB

Dst = SrcA - SrcB

Dst = SrcA AND SrcB

 $Dst = SrcA \ OR \ SrcB$

The destination value can be written to memory or discarded. All data values are 32 bits, but writes to memory use a specified byte enable mask.

3Dlabs

ItcProgramAddrLow1

Name	Туре	Offset	Format
ItcProgramAddrHigh0	Region Zero	0x01068	Bitfield
	Control register	t	

01 Reserved 3 5 131 Address 3 3 0x000	Bits	Name	Read	Write	Reset	Description
	01	Reserved	3	5		
	131	Address	3	3	0x000 0.0000	

Notes:

ItcProgramAddrHigh1

Name ItcProgram	nAddrHigh0	Type Region Zero		Offs 0x010	
		Contro	l registe:	t	
Bits	Name	Read	Write	Reset	Description
031	Address	3	3	0x000 0.0000	

Notes:

Proprietary and Confidential

ItcProgramVariable1

Name	Туре	Offset	Format	
ItcProgramVariable1	Region Zero	0x01078	Bitfield	
	Control register			

031 Data 3 3 0x000 Data	Description	Reset	Write	Read	Name	Bits
0.0000			3	3	Data	031

Notes:

1.7.3 Video Head 0 Control (0x02000 – 0x02FFF) (4Kb)

The Video Control implementation is described in the *P10 Reference Guide* volume 1. Each of the two video heads in the current P10 implementation has its own 4K Byte control register space within Region Zero.

Unless explicitly noted, each register in this list is repeated for each head in the system. Any reserved fields in a register should read back as zero.

The implementation uses one DClk process for each head in the system, but one PClk process for all heads. The PClk process holds the register read/write controls and must route the accesses to the appropriate head; the head number is used explicitly in the code. Each DClk process handles the pixel processing, and as there is an indentical set of processes for each head the head number is not used explicitly. An access to a register just references that register, and does not specify which head it belongs to. If the head number needs to be referenced directly the symbol # is used which should be replaced the number of that particular head; this is mainly needed in code controlling shared resources such as pins.

1.7.3.1 Direct Access Registers

The following registers are accessed directly by reading or writing the defined address.

Note: Unlike other registers, Video Control registers are all 8 bytes wide, and set on 8 byte boundaries in the PCI address range. When accessed from the VGA they are packed on byte boundaries.

3Dlabs

VideoPaletteWriteAddress

Name		Туре		Offse	et For	nat
ItcErrorEn	able	Region	Zero	0x00) Add	ress
		Contro	l register	•		
Bite	Name	Read	Write	Reset		Description

Bits	Name	Read	Write	Reset	Description
07	Address	3	3	0x000	
				0.0000	

Notes:

VideoPaletteData

Name VideoPalett	teData	Type Region Zero <i>Control register</i>		Offs 0x00	
		Contro	l registe.	ť	
Bits	Name	Read	Write	Reset	Description
07	Data	3	3	0xXX	Data

XX.X XXX

Notes: If the color resolution is 6 bits, bits 7 and 6 are returned as zero for reads and ignored for writes. In this mode, bits 5 to 0 are read from, or written to, bits 7 to 2 of the palette. Autoincrements VideoPaletteReadAddress and VideoPaletteWriteAddress

Proprietary and Confidential

VideoPixelMask

Name	Туре	Offset	Format
VideoPixelMask	Region Zero	0x010	Mask
	Control register	r	

Bits	Name	Read	Write	Reset	Description
07	Mask	3	3	0xXX XX.X XXX	Mask

Notes: The contents of this register is ANDed with the index into the color palette. The same mask is applied seperately to red, green, and blue components. It is only applied to LUT0

VideoPaletteReadAddress

Name VideoPalet	teReadAddress	Type Region <i>Contro</i>	Zero l registe .	Offse 0x018	
Bits	Name	Read	Write	Reset	Description
07	Address	3	3	0xXX XX.X XXX	

Notes: The index of the palette entry to be read is written to this register. If this register is read, its operation is determined by the state of the *LastReadAddress* bit in the **VideoControl0** register. *LastReadAddress* = 0 register returns mode of last access to palette, 0 = write, 3 = read. *LastReadAddress* = 1, register returns palette read address

3Dlabs

VideoIndexLow

Name	Туре	Offset	Format
VideoIndexLow	Region Zero	0x020	Int
	Control register		

Bits	Name	Read	Write	Reset	Description
07	Index	3	3	0xXX	Index
				XX.X	
				XXX	

Notes: This register, with **VideoIndexHigh**, selects the register that will be accessed when the **IndexData** register is written or read

VideoIndexHigh

Name		Type		Offse	et	Format
VideoIndex	High	Region	Zero	0x028	8	Int
	Contro	l register	r			
Bits	Name	Read	Write	Reset		Description

Bits	Name	Read	Write	Reset	Description
03	Index	3	3	0xXX XX.X XXX	Index

Notes: This register, with **VideoIndexLow**, selects the register that will be accessed when the **IndexData** register is written or read

Proprietary and Confidential

VideoIndexedData

Name	Туре	Offset	Format	
VideoIndexedData	Region Zero	0x030	Int	
	Control register	r		

Bits	Name	Read	Write	Reset	Description
07	Data	3	3	0xXX	
				XX.X	
				XXX	

Notes: A read or write to this register accesses the register pointed to by the VideoIndex register. Following a read or write to this register, the index is incremented if AutoIncrement is enabled in VideoIndexControl

VideoIndexControl

Name	Туре	Offset	Format
VideoIndexControl	Region Zero	0x038	Bitfield
	Control register		

Bits	Name	Read	Write	Reset	Description
0	Auto Increment	3	3	0x000	0 = Disabled
				0.0000	1 = Enabled
17	Reserved	3	5		

Notes:

Indirect Access Registers 1.7.3.2

The following registers may be accessed indirectly by first loading the index into the IndexLow and IndexHigh registers, and then reading or writing the IndexedData register. They may be accessed directly by forming a byte address from the index and accessing on 32 bit alignments (so 4 registers are read or written at a time, although byte enables are honoured for writes). They are packed together, any CPUs that cannot support byte writes should use the indirection register. The indices are not all consecutive.

3Dlabs

Proprietary and Confidential

VideoUpdate

Name	Туре	Offset	Format
VideoUpdate	Region Zero	0x040	Bitfield
	Control register		

Bits	Name	Read	Write	Reset	Description
0	UnderlayReg	3	3	0x000	0 = Update complete
			_	0.0000	1 = Update pending
1	Underlay	3	3	0x000	0 = Update complete
	Buffer			0.0000	1 = Update pending
2	MainReg	3	3	0x000	0 = Update complete
				0.0000	1 = Update pending
3	MainBuffer	3	3	0x000	0 = Update complete
				0.0000	1 = Update pending
4	OverlayReg	3	3	0x000	0 = Update complete
				0.0000	1 = Update pending
5	OverlayBuffer	3	3	0x000	0 = Update complete
				0.0000	1 = Update pending
6	CursorReg	3	3	0x000	0 = Update complete
				0.0000	1 = Update pending
7	CursorBuffer	3	3		0 = Update complete
					1 = Update pending

Notes: Set flag when registers have been modified; flag cleared when new values have been registered

•

64

Proprietary and Confidential

VideoControl0

Name	Туре	Offset	Format
VideoControl0	Region Zero	0x041	Bitfield
	Control register		

Bits	Name	Read	Write	Reset	Description
0	LastRead	3	3	0x000	Controls data returned by read from
	Address			0.0000	VideoPaletteReadAddress register
					0 = Disabled (return palette access state).
					1 = Enabled (return last palette read address).
1	PixelScale	3	3		0 = Disabled.
			-		1 = Enabled
2	LineScale	3	3		0 = Disabled.
			-		1 = Enabled
3	RGB	3	3		0 = Color order = BGR.
			-		1 = Color order = RGB
4	Reserved	3	5		
5	Priority	3	3		Sets memory requests to high priority
6,7	Reserved	3	5		

Notes:

3Dlabs

Proprietary and Confidential

VideoControl1

Name	Туре	Offset	Format
VideoControl1	Region Zero	0x042	Bitfield
	Control register		

Bits	Name	Read	Write	Reset	Description
0	AccessLUT	3	3	0x000 0.1000	Controls which LUT is read/written
1	ExtendLUT	3	3		Linearly extend LUT data on load
2	Interlace	3	3		
3	StereoFrame	3	5		Flag indicates which field is being displayed
4	MainStereo	3	3		0 = Disabled 1 = Enabled
5	OverlayStereo	3	3		0 = Disabled 1 = Enabled
6	InvertStereo	3	3		0 = Disabled 1 = Enabled
7	Filter	3	3		0 = Disabled 1 = Enabled

Notes:

66

Proprietary and Confidential

VideoBufferControl

Name	Туре	Offset	Format	
VideoBufferControl	Region Zero	0x043	Bitfield	
	Control register	r		

Bits	Name	Read	Write	Reset	Description
0,1	Underlay	3	5		0 = SingleBuffer 1 = DoubleBuffer 2 = TripleBuffer
2,3	Main	3	5		0 = SingleBuffer 1 = DoubleBuffer 2 = TripleBuffer
4,5	Overlay	3	5		0 = SingleBuffer 1 = DoubleBuffer 2 = TripleBuffer
6,7	Cursor	3	5		0 = SingleBuffer 1 = DoubleBuffer 2 = TripleBuffer

Notes:

VideoUnderlayPan

Name	Type	Offset	Format	
VideoUnderlayPan	Region Zero	0x044	Bitfield	
	Control register	•		

Bits	Name	Read	Write	Reset	Description
02	X	3	3	0x0X XX.0 XXX	X offset within first tile of first valid byte
3	Reserved	3	5		
46	Y	3	3		Y offset within first tile of first valid byte
7	Reserved	3	5		

Notes:

3Dlabs

Proprietary and Confidential

VideoMainPan

3

7

Name		Type Offs		Offs	et Format
VideoMain	Pan	Region	Zero	0x04	5 Bitfield
		Control register		t	
			-		
Bits	Name	Read	Write	Reset	Description
02	Х	3	3	0x0X	X offset within first tile of first valid byte
				XX. 0	
				XXX	

4...6 Y 3 3 Y offset within first tile of first valid byte 5 Reserved 3 Notes:

5

VideoOverlayPan

Reserved

3

Name	Type	Offset	Format	
VideoOverlayPan	Region Zero	0x046	Bitfield	
	Control register	-		

Bits	Name	Read	Write	Reset	Description
02	X	3	3	0x0X XX.0	X offset within first tile of first valid byte
3	Reserved	3	5	XXX	
46	Υ	3	3		Y offset within first tile of first valid byte
7	Reserved	3	5		

Notes:

68

Proprietary and Confidential

VideoCursorPan

Name	Туре	Offset	Format
VideoCursorPan	Region Zero	0x047	bitfield
	Control register		

Bits	Name	Read	Write	Reset	Description
)2	X	3	3	0x0X	X offset within first tile of first valid byte
				XX.0	
				XXX	
3	Reserved	3	5		
46	Y	3	3		Y offset within first tile of first valid byte
7	Reserved	3	5		

Notes:

VideoUnderlayAddress0

Name		Туре		Offse		Format
VideoUnde	rlayAddress0	Region Z	Lero	0x048	3 1	Address
		Control	register	-		
Bits	Name	Read	Write	Reset		Description

Bits	Name	Read	Write	Reset	Description
07	Address	3	3	0xXX XX.X XXX	Holds LSB of tile address of main image

Notes:

3D*labs*

Proprietary and Confidential

VideoUnderlayAddress1

Name	Туре	Offset	Format
VideoUnderlayAddress1	Region Zero	0x049	Address
	Control register		

Bits	Name	Read	Write	Reset	Description
07	Address	3	3	0xXX	
				XX.X	
				XXX	

Notes:

VideoUnderlayAddress2

Name VideoUnde	rlayAddress2	Type Region Zero		Offs 0x04	
		Contro	l register	r	
Bits	Name	Read	Write	Reset	Description

					I
07	Address	3	3	0xXX	
				XX.X	
				XXX	

Notes:

70

Proprietary and Confidential

VideoUnderlayAddress3

Name	Туре	Offset	Format
VideoUnderlayAddress3	Region Zero	0x04B	Address
	Control register		

Bits	Name	Read	Write	Reset	Description
03	Address	3	3	0x000 0.XX XX	Holds MSB of tile address of main image
47	Reserved	3	5		

Notes:

VideoUnderlayStride0

Name VideoUnde	VideoUnderlayStride0 Region		Zero l registe s	Offse 0x04	
Bits	Name	Read	Write	Reset	Description
07	Address	3	3	0xXX XX.X XXX	

Notes:

3Dlabs

Proprietary and Confidential

VideoUnderlayStride1

Name	Туре	Offset	Format
VideoUnderlayStride1	Region Zero	0x04D	Address
	Control register	ť	

	Bits	Name	Read	Write	Reset	Description
0.	7	Address	3	3	0xXX	
					XX.X	
					XXX	

Notes:

VideoUnderlayStride2

Name		Туре		Offs	et	Format	
VideoUnde	rlayStride2	Region Zero		Region Zero 0x04E		Address	
Control register				t			
Bits	Name	Read	Write	Reset		Description	
Bits	Name	Read	Write	Reset		Description	

XX.X XXX

Notes:

72

Proprietary and Confidential

VideoUnderlayStride3

Name	Type	Offset	Format	
VideoUnderlayStride3	Region Zero	0x04F	Address	
	Control register	.		

Bits	Name	Read	Write	Reset	Description
03	Address	3	3	0x000 0.XX XX	
47	Reserved	3	5		

Notes:

VideoMainAddress0

Name VideoMain	VideoMainAddress0 R		TypeOffRegion Zero0x0Control register		
Bits	Name	Read	Write	Reset	Description
07	Address	3	3	0xXX XX.X XXX	

Notes:

3Dlabs

Proprietary and Confidential

VideoMainAddress1

Name	Type	Offset	Format
VideoMainAddress1	Region Zero	0x051	Address
	Control register	r	

	Bits	Name	Read	Write	Reset	Description
0.	7	Address	3	3	0xXX	
					XX.X	
					XXX	

Notes:

VideoMainAddress2

Name VideoMair	Name VideoMainAddress2		Type Region Zero <i>Control register</i>		52 Address
Bits	Name	Read	Write	Reset	Description
07	Address	3	3	0xXX XX.X XXX	

Notes:

74

Proprietary and Confidential

VideoMainAddress3

Name	Type	Offset	Format
VideoMainAddress3	Region Zero	0x052	Address
	Control register	r	

Bits	Name	Read	Write	Reset	Description
07	Address	3	3	0x000 0.XX XX	Holds MSB of tile address of main image

Notes:

VideoMainAddress0

Name VideoMainAddress0		0	Type Region Zero Control register		et Format Address
Bits	Name	Read	Write	Reset	Description
07	Address	3	3	0xXX XX.X XXX	

Notes:

3Dlabs

Proprietary and Confidential

VideoMainStride0

Name	Type	Offset	Format
VideoMainStride0	Region Zero	0x054	Address
	Control register	t	

Bits	Name	Read	Write	Reset	Description
07	Address	3	3	0xXX	
				XX.X	
				XXX	

Notes:

VideoMainStride1

Reserved

3

5

Name		Туре		Offse	et Forma	t
VideoMain	Stride1	Region	Region Zero		5 Addres	S
		Contro	l registe:	r		
Bits	Name	Read	Write	Reset	Γ	Description
07	Address	3	3	0xXX XX.X		

XXX

Notes:

76

8...31

Proprietary and Confidential

VideoMainStride2

Name	Туре	Offset	Format
VideoMainStride2	Region Zero	0x056	Address
	Control register		

Bits	Name	Read	Write	Reset	Description
07	Address	3	3	0xXX XX.X XXX	

Notes:

VideoMainStride3

Name	Туре	Offset	Format	
VideoMainStride3	Region Zero	0x057	Address	
	Control register			

Bits	Name	Read	Write	Reset	Description
03	Address	3	3	0x000 0.XX XX	
47	Reserved	3	5		

Notes:

3Dlabs

Proprietary and Confidential

VideoOverlayAddress0

Name	Туре	Offset	Format	
VideoOverlayAddress0	Region Zero	0x058	Address	
	Control register			

Bits	Name	Read	Write	Reset	Description
07	Address	3	3	0xXX XX.X XXX	Holds LSB of tile address of overlay

Notes:

VideoOverlayAddress1

Name VideoOver	Name VideoOverlayAddress1		Type Region Zero <i>Control register</i>		et Format 9 Address
Bits	Name	Read	Write	Reset	Description
07	Address	3	3	0xXX XX.X XXX	

Notes:

78

Proprietary and Confidential

VideoOverlayAddress2

Name	Туре	Offset	Format
VideoOverlayAddress2	Region Zero	0x05A	Address
	Control register		

Bits	Name	Read	Write	Reset	Description
07	Address	3	3	0xXX XX.X XXX	

Notes:

VideoOverlayAddress3

Name VideoOver	Name VideoOverlayAddress3		TypeORegion Zero0Control register1		et Format 8 Address
Bits	Name	Read	Write	Reset	Description
03	Address	3	3	0x000 0.XX XX	Holds MSB of tile address of overlay

Notes:

3Dlabs

Proprietary and Confidential

VideoOverlayStride0

Name	Туре	Offset	Format
VideoOverlayStride0	Region Zero	0x05C	Address
	Control register	r	

Bits	Name	Read	Write	Reset	Description
07	Address	3	3	0xXX XX.X XXX	Holds LSB of tile address of overlay

Notes:

VideoOverlayStride1

Name VideoOver	Name VideoOverlayStride1		Type Region Zero <i>Control register</i>		et Format D Address
Bits	Name	Read	Write	Reset	Description
07	Address	3	3	0xXX XX.X XXX	Holds LSB of tile address of overlay

Notes:

80

Proprietary and Confidential

VideoOverlayStride2

Name	Туре	Offset	Format
VideoOverlayStride2	Region Zero	0x05E	Address
	Control register		

Bits	Name	Read	Write	Reset	Description
07	Address	3	3	0xXX XX.X XXX	

Notes:

VideoOverlayStride3

Name VideoOverlayStride3		TypeOffseRegion Zero0x05Control register		0x05	
Bits	Name	Read	Write	Reset	Description
03	Address	3	3	0x000 0.XX XX	
47	Reserved	3	5		

Notes:

3Dlabs

Proprietary and Confidential

VideoCursorAddress0

Name	Type	Offset	Format	
VideoCursorAddress0	Region Zero	0x060	Address	
	Control register	r		

	Bits	Name	Read	Write	Reset	Description
(07	Address	3	3	0xXX	Holds LSB of tile address of cursor
					XX.X	
					XXX	

Notes:

VideoCursorAddress1

Name VideoCurs	sorAddress1	Type Region <i>Contro</i>	Zero I registe	Offs 0x06		
Bits	Name	Read	Write	Reset	Description	
07	Address	3	3	0xXX XX.X XXX		

Notes:

82

Proprietary and Confidential

VideoCursorAddress2

Name	Туре	Offset	Format
VideoCursorAddress2	Region Zero	0x062	Address
	Control register		

Bits	Name	Read	Write	Reset	Description
07	Address	3	3	0xXX XX.X XXX	

Notes:

VideoCursorAddress3

Name	Туре	Offset	Format	
VideoCursorAddress3	Region Zero	0x063	Address	
	Control register			

Bits	Name	Read	Write	Reset	Description
03	Address	3	3	0x00. XXX X	Holds MSB of tile address of cursor
47	Reserved	3	5		

Notes:

3Dlabs

Proprietary and Confidential

VideoCursorStride0

Name	Туре	Offset	Format	
VideoCursorStride0	Region Zero	0x064	Address	
	Control registe.	t		

Bits	Name	Read	Write	Reset	Description
07	Address	3	3	0xXX XX.X XXX	Holds LSB of tile address of overlay

Notes:

VideoCursorStride1

Name VideoCurs	orStride1	Type Region Contro	Zero I <i>registe</i> .	Offs 0x06	
Bits	Name	Read	Write	Reset	Description
07	Address	3	3	0xXX XX.X XXX	Holds LSB of tile address of overlay

Notes:

Proprietary and Confidential

VideoCursorStride2

Name	Туре	Offset	Format	
VideoCursorStride2	Region Zero	0x066	Address	
	Control register	r		

Bits	Name	Read	Write	Reset	Description
07	Address	3	3	0xXX XX.X XXX	Holds LSB of tile address of overlay

Notes:

VideoCursorStride3

Name VideoCursorStride3		TypeOffsRegion Zero0x06Control register				
Bits	Name	Read	Write	Reset		Description
03	Address	3	3	0x000 0.XX XX	Holds LSB of	tile address of overlay
47	Reserved	3	5			

Notes:

3Dlabs

Proprietary and Confidential

VideoMainStereoAddress0

Name	Туре	Offset	Format
VideoMainStereoAddress0	Region Zero	0x068	Address
	Control register		

Bits	Name	Read	Write	Reset	Description
07	Address	3	3	0xXX XX.X XXX	Holds LSB of tile address of stereo main image

Notes:

VideoMainStereoAddress1

Name VideoMainStereoAddress1		Type Region Zero <i>Control register</i>		Offs 0x06	
Bits	Name	Read	Write	Reset	Description
07	Address	3	3	0xXX XX.X XXX	Holds LSB of tile address of overlay

Notes:

86

Proprietary and Confidential

VideoMainStereoAddress2

Name	Туре	Offset	Format
VideoMainStereoAddress2	Region Zero	0x06A	Address
	Control register		

Bits	Name	Read	Write	Reset	Description
07	Address	3	3	0xXX XX.X XXX	Holds LSB of tile address of overlay

Notes:

VideoMainStereoAddress3

Name VideoOverlayStride1		JT -		Offs 0x05	
Bits	Name	Read	Write	Reset	Description
03	Address	3	3	0x000 0.XX XX	Holds MSB of tile address of stereo main image
47	Reserved	3	5		

Notes:

3Dlabs

Proprietary and Confidential

VideoOverlayStereoAddress0

Name	Type	Offset	Format
VideoOverlayStereo	Region Zero	0x06C	Address
Address0			

Control register

Bits	Name	Read	Write	Reset	Description
07	Address	3	3	0xXX	Holds LSB of tile address of stereo overlay image
				XX.X	
				XXX	

Notes:

VideoOverlayStereoAddress1

Name	Туре	Offset	Format
VideoOverlayStereo	Region Zero	0x06D	Address
Address1			

Control register

Bits	Name	Read	Write	Reset	Description
07	Address	3	3	0xXX	
				XX.X	
				XXX	

Notes:

88

Proprietary and Confidential

VideoOverlayStereoAddress2

Name	Туре	Offset	Format
VideoOverlayStereoAddress	Region Zero	0x06E	Address
2			

Control register

Bits	Name	Read	Write	Reset	Description
07 A	Address	3	3	0x000. 000	

Notes:

VideoOverlayStereoAddress3

Name	Туре	Offset	Format
VideoOverlayStereoAddress	Region Zero	0x06F	Address
3			

Control register

Bits	Name	Read	Write	Reset	Description
03	Address	3	3	0x000 0.XX XX	Holds MSB of tile address of stereo overlay image
47	Reserved	3	5		

Notes:

3Dlabs

Proprietary and Confidential

VideoTiming

Name	Туре	Offset	Format
VideoTiming	Region Zero	0x070	Bitfield
	Control register		

Bits	Name	Read	Write	Reset		Description
0	TimingEnable	3	3	0x000. 000	0 = Disabled.	1 = Enabled
1	Underlay Enable	3	3		0 = Disabled.	1 = Enabled
2	MainEnable	3	3		0 = Disabled.	1 = Enabled
3	OverlayEnable	3	3		0 = Disabled.	1 = Enabled
4	CursorEnable	3	3		0 = Disabled.	1 = Enabled
57	Reserved	3	5			

Notes:

VideoGenlock

Name	Туре	Offset	Format	
VideoGenlock	Region Zero	0x071	Bitfield	
	Control register			

Bits	Name	Read	Write	Reset	Description
-					
0,1	Mode	3	3	0x0X	0 = Off
				XX.X	1 = External
				XXX	2 = Internal
					3 = Reserved
2,3	Head	3	3		Head to lock to for internal mode
4	LockStereo	3	5		
5	InvertHSync	3	5		
6	InvertVSync	3	5		
7	VOnly	3	5		Ignore horizontal sync, lock to vertical only

Notes:

90

Proprietary and Confidential

VideoLineCountLow

Name VideoLine(CountLow	Type Region Contro	Zero o l registe	Offs 0x07	
Bits	Name	Read	Write	Reset	Description
07	Count	3	5	0xXX XX.X XXX	Low byte of line number being processed

Notes:

VideoLineCountHigh

Name	Туре	Offset	Format
VideoLineCountHigh	Region Zero	0x073	Integer
	Control register		

Bits	Name	Read	Write	Reset	Description
07	Count	3	5	0xXX XX.X	High byte of line number being processed
				XXX	

Notes:

3Dlabs

Proprietary and Confidential

VideoHSyncStartLow

Name	Type	Offset	Format
VideoHSyncStartLow	Region Zero	0x074	Address
	Control register	r	

Bits	Name	Read	Write	Reset	Description
07	Address	3	3	0xXX XX.X XXX	

Notes:

VideoHSyncStartHigh

Name VideoHSyncStartHigh		Type Region			Format 75 Integer
		Control register			
Bits	Name	Read	Write	Reset	Description
07	Count	3	3	0xXX XX.X XXX	
831	Reserved	3	5		

Notes:

Proprietary and Confidential

VideoHSyncEndLow

Name	Туре	Offset	Format	
VideoHSyncEndLow	Region Zero	0x076	Integer	
	Control register	-		

Bits	Name	Read	Write	Reset	Description
07	Count	3	3	0xXX XX.X XXX	
831	Reserved	3	5		

Notes:

VideoHSyncEndHigh

Name VideoOverlayStride1		0	Type Region Zero <i>Control register</i>		e t Format Integer
Bits	Name	Read	Write	Reset	Description
07	Count	3	3	0xXX XX.X XXX	
831	Reserved	3	5		

Notes:

3Dlabs

Proprietary and Confidential

VideoHBlankEndLow

Name	Туре	Offset	Format
VideoHBlankEndLow	Region Zero	0x078	Integer
	Control register		

Bits	Name	Read	Write	Reset	Description
07	Count	3	3	0xXX	
				XX.X	
				XXX	
831	Reserved	3	5		

Notes:

VideoHBlankEndHigh

Name	Туре	Offset	Format
VideoHBlankEndHigh	Region Zero	0x079	Integer
	Control register		

Bits	Name	Read	Write	Reset	Description
07	Count	3	3	0xXX	
				XX.X	
				XXX	
831	Reserved	3	5		

Notes:

Proprietary and Confidential

VideoHTotalLow

Name	Type	Offset	Format	
VideoHTotalLow	Region Zero	0x07A	Integer	
	Control register	r		

Bits	Name	Read	Write	Reset	Description
07	Count	3	3	0xXX XX.X XXX	
831	Reserved	3	5		

Notes:

VideoHTotalHigh

Name VideoHTotalHigh		Type Region Zero <i>Control register</i>		Offse 0x071	
Bits	Name	Read	Write	Reset	Description
07	Count	3	3	0xXX XX.X XXX	

Notes:

3D*labs*

Proprietary and Confidential

VideoVSyncStartLow

Name	Туре	Offset	Format
VideoVSyncStartLow	Region Zero	0x07C	Integer
	Control register		

Bits	Name	Read	Write	Reset	Description
07	Count	3	3	0xXX XX.X	
				XXX	

Notes:

VideoVSyncStartHigh

Name VideoVSyn	cStartHigh	Type Region Zero		Offset 0x07D		Format Integer
		Contro	l register	t		
Bits	Name	Read	Write	Reset		Description

XXX

Notes:

Proprietary and Confidential

VideoVSyncEndLow

Name	Туре	Offset	Format
VideoVSyncEndLow	Region Zero	0x07E	Integer
	Control register		

Bits	Name	Read	Write	Reset	Description
07	Count	3	3	0xXX XX.X	
				XXX	

Notes:

VideoVSyncEndHigh

Name		Type		Offse	et Format
VideoVSyn	cEndHigh	Region	Zero	0x071	F Integer
		Contro	l register	r	
Bits	Name	Read	Write	Reset	Description

Dits	Inallie	Reau	write	Reset	Description
07	Count	3	3	0xXX XX.X XXX	

Notes:

3Dlabs

Proprietary and Confidential

VideoVBlankEndLow

Name	Туре	Offset	Format	
VideoOverlayStride1	Region Zero	0x080	Integer	
	Control register	t		

07 Count 3 3 0xXX	
XX.X	
XXX	

Notes:

VideoVBlankEndHigh

Name VideoVBla	nkEndHigh	Type Region Zero <i>Control register</i>		Offse 0x08	
Bits	Name	Read	Write	Reset	Description
07	Count	3	3	0xXX XX.X XXX	

Notes:

Proprietary and Confidential

VideoVTotalLow

Name	Туре	Offset	Format
VideoVTotalLow	Region Zero	0x082	Integer
	Control register		

Bits	Name	Read	Write	Reset	Description
07	Count	3	3	0xXX XX.X	
				XXX	

Notes:

VideoVTotalHigh

Name VideoVTotalHigh		0	Type Region Zero <i>Control register</i>		et Format 3 Integer
Bits	Name	Read	Write	Reset	Description
07	Count	3	3	0xXX XX.X XXX	

Notes:

3Dlabs

Proprietary and Confidential

VideoGenlockHLow

Name	Туре	Offset	Format
VideoGenlockHLow	Region Zero	0x084	Integer
	Control register		

Bits	Name	Read	Write	Reset	Description
07	Count	3	3	0xXX	
				XX.X	
				XXX	

Notes:

VideoGenlockHHigh

Name VideoGen	Name VideoGenlockHHigh		Type Region Zero <i>Control register</i>		et 5	Format Integer
Bits	Name	Read	Write	Reset		Description
07	Count	3	3	0xXX XX.X XXX		

Notes:

100

Proprietary and Confidential

VideoGenlockVLow

Name	Туре	Offset	Format
VideoGenlockVLow	Region Zero	0x086	Integer
	Control register		

Bits	Name	Read	Write	Reset	Description
07	Count	3	3	0xXX XX.X	
				XXX	

Notes:

VideoGenlockVHigh

Name		Туре		Offse	set Format		
VideoGenl	ockVHig	Region	Zero	0x08	37 Integer		
		Control register					
Bits	Name	Read	Write	Reset	Description		

Dits	Iname	Read	write	Reset	Description
07	Count	3	3	0xXX XX.X XXX	

Notes:

3Dlabs

Proprietary and Confidential

VideoUnderlayFormat

Name	Туре	Offset	Format	
VideoUnderlayFormat	Region Zero	0x088	Bitfield	
	Control register	r		

Bits	Name	Read	Write	Reset	Description
0,1	PixelSize	3	3	0xXX	0 = 8 bits.
				XX.X	1 = 16 bits.
				XXX	2 = 32 bits
25	Format	3	3		
6	AlphaLUT	3	3		0 = Take LUT select from LUTSelect register
	Select				1 = Take LUT select from alpha channel
7	Linear	3	3		0 = Undefined color bits set to zero
					1 = Undefined color bits linearly extended from
					upper bits

Notes:

VideoMainFormat

Name	Туре	Offset	Format
VideoMainFormat	Region Zero	0x089	Bitfield
	Control register	t	

Bits	Name	Read	Write	Reset	Description
0,1	PixelSize	3	3	0xXX	0 = 8 bits.
				XX.X	1 = 16 bits.
				XXX	2 = 32 bits
25	Format	3	3		
6	AlphaLUT	3	3		0 = Take LUT select from LUTSelect register
	Select				1 = Take LUT select from alpha channel
7	Linear	3	3		0 = Undefined color bits set to zero
					1 = Undefined color bits linearly extended from
					upper bits

Notes:

102

Proprietary and Confidential

VideoOverlayFormat

Name VideoOverlayFormat		Type Region	Type Region Zero		et Format A Bitfield
	,	Contro	l registe.	ť	
Bits	Name	Read	Write	Reset	Description
0,1	PixelSize	3	3	0xXX XX.X XXX	0 = 8 bits. 1 = 16 bits. 2 = 32 bits
25 6	Format AlphaLUT Select	33	3 3		0 = Take LUT select from LUTSelect register 1 = Take LUT select from alpha channel
7	Linear	3	3		0 = Undefined color bits set to zero 1 = Undefined color bits linearly extended from upper bits

Notes:

3Dlabs

Proprietary and Confidential

VideoCursorFormat

Name	Туре	Offset	Format
VideoCursorFormat	Region Zero	0x08B	Bitfield
	Control register		

Bits	Name	Read	Write	Reset	Description
0,1	PixelSize	3	3	0xXX	0 = 8 bits.
				XX.X	1 = 16 bits.
				XXX	2 = 32 bits
25	Format	3	3		
6	AlphaLUT	3	3		0 = Take LUT select from LUTSelect register
	Select				1 = Take LUT select from alpha channel
7	Linear	3	3		0 = Undefined color bits set to zero
					1 = Undefined color bits linearly extended from
					upper bits
831	Reserved	3	5		

Notes:

VideoUnderlayXStartLow

Name	Туре	Offset	Format
VideoUnderlayXStartLow	Region Zero	0x08C	Integer
	Control register		

Bits	Name	Read	Write	Reset	Description
07	count	3	3	0xXX XX.X	
				XXX	
831	Reserved	3	5		

Notes:

104

Proprietary and Confidential

VideoUnderlayXStartHigh

Name	Туре	Offset	Format
VideoUnderlayXStart High	Region Zero	0x08D	Integer
	Control register		

Bits	Name	Read	Write	Reset	Description
07	Count	3	3	0xXX XX.X XXX	
831	Reserved	3	5		

Notes:

VideoUnderlayYStartLow

Name	Туре	Offset	Format
VideoUnderlayYStartLow	Region Zero	0x08E	Integer
	Control register		

Bits	Name	Read	Write	Reset	Description
07	Count	3	3	0xXX	
				XX.X	
				XXX	
831	Reserved	3	5		

Notes:

3Dlabs

Proprietary and Confidential

VideoUnderlayYStartHigh

Name	Туре	Offset	Format	
VideoUnderlayYStart High	Region Zero	0x08F	Integer	
	Control register			

Bits	Name	Read	Write	Reset	Description
07	Count	3	3	0xXX XX.X XXX	
831	Reserved	3	5		

Notes:

VideoUnderlayXEndLow

Name	Туре	Offset	Format	
VideoUnderlayXEndLow	Region Zero	0x090	Integer	
	Control register			

Bits	Name	Read	Write	Reset	Description
07	Count	3	3	0xXX	
				XX.X	
				XXX	
831	Reserved	3	5		

Notes:

106

Proprietary and Confidential

VideoUnderlayXEndHigh

Name	Туре	Offset	Format
VideoUnderlayXEndHigh	Region Zero	0x091	Integer
	Control register		

Bits	Name	Read	Write	Reset	Description
07	Count	3	3	0xXX XX.X	
				XXX	
831	Reserved	3	5		

Notes:

VideoUnderlayYEndLow

Name VideoUnderlayYEndLow		Type Region <i>Contro</i>	Zero I registe	Offse 0x092	Format Integer
Bits	Name	Read	Write	Reset	Description
07	Count	3	3	0xXX XX.X XXX	
831	Reserved	3	5		

Notes:

3Dlabs

Proprietary and Confidential

VideoUnderlayYEndHigh

Name	Туре	Offset	Format	
VideoUnderlayYEndHigh	Region Zero	0x093	Integer	
	Control register			

Bits	Name	Read	Write	Reset	Description
07	Count	3	3	0xXX XX.X XXX	
831	Reserved	3	5		

Notes:

VideoMainXStartLow

Name	Туре	Offset	Format
VideoMainXStartLow	Region Zero	0x094	Integer
	Control register		

Bits	Name	Read	Write	Reset	Description
07	Count	3	3	0xXX XX.X XXX	
831	Reserved	3	5		

Notes:

108

Proprietary and Confidential

VideoMainXStartHigh

Name	Туре	Offset	Format
VideoMainXStartHigh	Region Zero	0x095	Integer
	Control register		

Bits	Name	Read	Write	Reset	Description
07	Count	3	3	0xXX XX.X XXX	
831	Reserved	3	5		

Notes:

VideoMainYStartLow

Name VideoMair	Type Region	Zero	Offse 0x096		
	0	ol registe.	r	0	
Bits	Name	Read	Write	Reset	Description
07	Count	3	3	0xXX XX.X XXX	
831	Reserved	3	5		

Notes:

3Dlabs

Proprietary and Confidential

VideoMainYStartHigh

Name	Туре	Offset	Format	
VideoMainYStartHigh	Region Zero	0x097	Integer	
	Control register	-		

Bits	Name	Read	Write	Reset	Description
07	Count	3	3	0xXX XX.X XXX	
831	Reserved	3	5		

Notes:

VideoMainXEndLow

Name	Туре	Offset	Format
VideoMainXEndLow	Region Zero	0x098	Integer
	Control register		

Bits	Name	Read	Write	Reset	Description
07	Count	3	3	0xXX XX.X XXX	
831	Reserved	3	5	min	

Notes:

Proprietary and Confidential

VideoMainXEndHigh

Name	Туре	Offset	Format	
VideoMainXEndHigh	Region Zero	0x099	Integer	
	Control register	r		

Bits	Name	Read	Write	Reset	Description
07	Count	3	3	0xXX XX.X XXX	
831	Reserved	3	5		

Notes:

VideoMainYEndLow

Name VideoMainYEndLow		Type Region Zero		Offse 0x094	Format Integer
		Contro	l registe.	r	
Bits	Name	Read	Write	Reset	Description
07	Count	3	3	0xXX XX.X XXX	
831	Reserved	3	5		

Notes:

3Dlabs

Proprietary and Confidential

VideoMainYEndHigh

Name	Туре	Offset	Format	
VideoMainYEndHigh	Region Zero	0x09B	Integer	
	Control register			

Bits	Name	Read	Write	Reset	Description
07	Count	3	3	0xXX	
				XX.X	
				XXX	
831	Reserved	3	5		
831	Reserved	3	5		

Notes:

VideoOverlayXStartLow

Name	Туре	Offset	Format	
VideoOverlayXStartLow	Region Zero	0x09C	Integer	
	Control register			

Bits	Name	Read	Write	Reset	Description
07	Count	3	3	0xXX	
				XX.X	
				XXX	
831	Reserved	3	5		

Notes:

112

Proprietary and Confidential

VideoOverlayXStartHigh

Name	Туре	Offset	Format
VideoOverlayXStartHigh	Region Zero	0x09D	Integer
	Control register		

Bits	Name	Read	Write	Reset	Description
07	Count	3	3	0xXX XX.X	
				XXX XXX	
831	Reserved	3	5		

Notes:

VideoOverlayYStartLow

Name VideoOverlayYStartLow		0	Type Region Zero <i>Control register</i>		et E	Format Integer
Bits	Name	Read	Write	Reset		Description
07	Count	3	3	0xXX XX.X XXX		
831	Reserved	3	5			

Notes:

3Dlabs

Proprietary and Confidential

VideoOverlayYStartHigh

Name	Туре	Offset	Format	
VideoOverlayYStartHigh	Region Zero	0x09F	Integer	
	Control register			

Bits	Name	Read	Write	Reset	Description
07	Count	3	3	0xXX XX.X XXX	
831	Reserved	3	5		

Notes:

VideoOverlayXEndLow

Name VideoOverlayXEndLow		0	Type Region Zero <i>Control register</i>		et 0	Format Integer
Bits	Name	Read	Write	Reset		Description
07	Count	3	3	0xXX XX.X XXX		
831	Reserved	3	5			

Notes:

114

Proprietary and Confidential

VideoOverlayXEndHigh

Name	Туре	Offset	Format
VideoOverlayXEndHigh	Region Zero	0x0A1	Integer
	Control register		

Bits	Name	Read	Write	Reset	Description
07	Count	3	3	0xXX XX.X XXX	
831	Reserved	3	5		

Notes:

VideoOverlayYEndLow

Name VideoOverlayYEndLow		71		Offse 0x0A	Format Integer
Bits	Name	Read	Write	Reset	Description
07	Count	3	3	0xXX XX.X XXX	
831	Reserved	3	5		

Notes:

3Dlabs

Proprietary and Confidential

VideoOverlayYEndHigh

Name	Туре	Offset	Format
VideoOverlayYEndHigh	Region Zero	0x0A3	Integer
	Control register		

Bits	Name	Read	Write	Reset	Description
07	Count	3	3	0xXX	
				XX.X	
				XXX	
831	Reserved	3	5		
	• •	•	•	•	•

Notes:

VideoCursorXStartLow

Name VideoCursorXStartLow		J 1 -		Offse 0x0A	Format Integer
Bits	Name	Read	Write	Reset	Description
07	Count	3	3	0xXX XX.X XXX	
831	Reserved	3	5		

Notes:

116

Proprietary and Confidential

VideoCursorXStartHigh

Name	Туре	Offset	Format
VideoCursorXStartHigh	Region Zero	0x0A5	Integer
	Control register		

Bits	Name	Read	Write	Reset	Description
07	Count	3	3	0xXX XX.X XXX	
831	Reserved	3	5		

Notes:

VideoCursorYStartLow

Name VideoCursorYStartLow		J I -		Offse 0x051	
Bits	Name	Read	Write	Reset	Description
07	Count	3	3	0xXX XX.X XXX	
831	Reserved	3	5		

Notes:

3D*labs*

Proprietary and Confidential

VideoCursorYStartHigh

Name	Туре	Offset	Format
VideoCursorYStartHigh	Region Zero	0x0A7	Integer
	Control register		

Bits	Name	Read	Write	Reset	Description
07	Count	3	3	0xXX XX.X XXX	
831	Reserved	3	5		

Notes:

VideoCursorXEndLow

Name VideoCur	sorXEndLow	Type Region <i>Contro</i>	Zero l registe	Offset 0x0A8	Format Integer	
Bits	Name	Read	Write	Reset	Description	
07	Count	3	3	0xXX XX.X XXX		
831	Reserved	3	5			

Notes:

118

Proprietary and Confidential

VideoCursorXEndHigh

Name	Туре	Offset	Format
VideoCursorXEndHigh	Region Zero	0x0A9	Integer
	Control register		

Bits	Name	Read	Write	Reset	Description
07	Count	3	3	0xXX XX.X XXX	
831	Reserved	3	5		

Notes:

VideoCursorYEndLow

Name VideoCursorYEndLow		TypeOffseRegion Zero0x0AControl register		Format VideoCursorYEndLow	
Bits	Name	Read	Write	Reset	Description
07	Count	3	3	0xXX XX.X XXX	
831	Reserved	3	5		

Notes:

3D*labs*

Proprietary and Confidential

VideoCursorYEndHigh

Name	Туре	Offset	Format	
VideoCursorYEndHigh	Region Zero	0x0AB	Integer	
	Control register			

Bits	Name	Read	Write	Reset	Description
07	Count	3	3	0xXX XX.X XXX	
831	Reserved	3	5	11111	

Notes:

VideoBackgroundR

Name	Туре	Offset	Format	
VideoBackgroundR	Region Zero	0x0B0	Integer	
	Control register	f		

Bits	Name	Read	Write	Reset	Description
07	Red	3	3	0xXX	
				XX.X	
				XXX	
831	Reserved	3	5		

Notes:

120

Proprietary and Confidential

VideoBackgroundG

Name	Type	Offset	Format	
VideoBackgroundG	Region Zero	0x0B1	Integer	
	Control register	-		

Bits	Name	Read	Write	Reset	Description
07	Green	3	3	0xXX XX.X	
				XXX	

Notes:

VideoBackgroundB

Name VideoBackg	groundB	Type Region	Zero	Offse 0x0B	
		Contro	l register	r	
Bits	Name	Read	Write	Reset	Description

Bits	Name	Read	Write	Reset	Description
07	Blue	3	3	0xXX XX.X XXX	

Notes:

3D*labs*

Proprietary and Confidential

VideoScale

Name	Туре	Offset	Format	
VideoScale	Region Zero	0x0B3	Bitfield	
	Control register	r		

Bits	Name	Read	Write	Reset	Description
03	HScale	3	3	0xXX	Horizontal scale defined as $1/(0.25 + \text{HScale}/16)$
				XX.X	
				XXX	
47	VScale	3	3		Vertical scale defined as $1/(0.25 + VScale/16)$

Notes:

VideoUnderlayKeyTest

Name		Туре		Offs	et Format
VideoUnderlayKeyTest		Region Zero		0x0B	B4 Bitfield
	Contro	l registe:	r		
Bits	Name	Read	Write	Reset	Description
0,1	TestMode	3	3	0xXX	0 = Off $1 = Always$

0,1	TestMode	3	3	0xXX	0 = Off $1 = Always$
				XX.X	2 = Equal 3 = NotEqual
				XXX	
2	Test	3	3		0 = Src $1 = Dst$
3	TestColor	3	3		
4	TestAlpha	3	3		
5	ReplaceColor	3	3		
6	ReplaceAlpha	3	3		
7	ReplaceLUT	3	3		

Notes:

122

Proprietary and Confidential

VideoUnderlayKeyOp

Name	Type	Offset	Format	
VideoUnderlayKeyOp	Region Zero	0x0B5	Bitfield	
	Control register	r		

Bits	Name	Read	Write	Reset		Description
0,1	LogicOp	3	3	0xXX XX.X	0 = Off 2 = Dst OR Src	1 = Dst XOR Src 3 = Dst AND Src
				XXX	2 200 00000	
24	BlendMode	3	3		0 = Off 2 = SrcAlpha 4 = SrcColor	1 = Register 3 = DstAlpha
5	Conditional Blend	3	3		If enabled, do not apply blend if current test fails	
6	BlendLUT	3	3		Change LUT selec	et based on blend factor
7	Overlay	3	3		Special alpha-as-or	verlay mode
831	Reserved	3	5			

Notes:

3Dlabs

Proprietary and Confidential

VideoMainKeyTest

Name	Type	Offset	Format	
VideoMainKeyTest	Region Zero	0x0B6	Bitfield	
	Control register	t		

Bits	Name	Read	Write	Reset	Description
0,1	TestMode	3	3	0xXX	0 = Off $1 = Always$
				XX.X	2 = Equal 3 = NotEqual
				XXX	
2	Test	3	3		0 = Src $1 = Dst$
3	TestColor	3	3		
4	TestAlpha	3	3		
5	ReplaceColor	3	3		
6	ReplaceAlpha	3	3		
7	ReplaceLUT	3	3		
831	Reserved	3	5		

Notes:

124

Proprietary and Confidential

VideoMainKeyOp

Name	Туре	Offset	Format
VideoMainKeyOp	Region Zero	0x0B7	Bitfield
	Control register		

Bits	Name	Read	Write	Reset		Description
0,1	LogicOp	3	3	0xXX XX.X XXX	0 = Off 2 = Dst OR Src	1 = Dst XOR Src 3 = Dst AND Src
24	BlendMode	3	3		0 = Off 2 = SrcAlpha 4 = SrcColor	1 = Register 3 = DstAlpha
5	Conditional Blend	3	3		If enabled, do not tests fail	apply blend if current or previous
6	BlendLUT	3	3		Change LUT selec	et based on blend factor
7	Overlay	3	3		Special alpha-as- o	overlay mode
831	Reserved	3	5			

Notes:

3Dlabs

Proprietary and Confidential

VideoOverlayKeyTest

Name	Туре	Offset	Format	
VideoOverlayKeyTest	Region Zero	0x0B8	Bitfield	
	Control register	-		

Bits	Name	Read	Write	Reset	Description
0,1	TestMode	3	3	0xXX	0 = Off $1 = Always$
				XX.X	2 = Equal 3 = NotEqual
				XXX	
2	Test	3	3		0 = Src $1 = Dst$
3	TestColor	3	3		
4	TestAlpha	3	3		
5	ReplaceColor	3	3		
6	ReplaceAlpha	3	3		
7	ReplaceLUT	3	3		
831	Reserved	3	5		

Notes:

126

Proprietary and Confidential

VideoOverlayKeyOp

Name	Туре	Offset	Format	
VideoOverlayKeyOp	Region Zero	0x0B9	Bitfield	
	Control register	t		

Bits	Name	Read	Write	Reset		Description
0,1	LogicOp	3	3	0xXX XX.X XXX	0 = Off 2 = Dst OR Src	1 = Dst XOR Src 3 = Dst AND Src
24	BlendMode	3	3		0 = Off 2 = SrcAlpha 4 = SrcColor	1 = Register 3 = DstAlpha
5	ConditionalBle nd	3	3		If enabled, do not tests fail	apply blend if current or previous
6	BlendLUT	3	3		Change LUT selec	t based on blend factor
7	Overlay	3	3		Special alpha-as-or	verlay mode
831	Reserved	3	5			

Notes:

3Dlabs

Proprietary and Confidential

VideoCursorKeyTest

Name	Туре	Offset	Format	
VideoCursorKeyTest	Region Zero	0x0BA	Bitfield	
	Control register	r		

Bits	Name	Read	Write	Reset	Description
0,1	TestMode	3	3	0xXX	0 = Off $1 = Always$
				XX.X	2 = Equal 3 = NotEqual
				XXX	
2	Test	3	3		0 = Src $1 = Dst$
3	TestColor	3	3		
4	TestAlpha	3	3		
5	ReplaceColor	3	3		
6	ReplaceAlpha	3	3		
7	ReplaceLUT	3	3		
831	Reserved	3	5		

Notes:

128

Proprietary and Confidential

VideoCursorKeyOp

Name	Туре	Offset	Format
VideoCursorKeyOp	Region Zero	0x0BB	Bitfield
	Control register		

Bits	Name	Read	Write	Reset		Description
07	LogicOp	3	3	0xXX XX.X XXX	0 = Off 2 = Dst OR Src	1 = Dst XOR Src 3 = Dst AND Src
24	BlendMode	3	3		0 = Off 2 = SrcAlpha 4 = SrcColor	1 = Register 3 = DstAlpha
5	Conditional Blend	3	3		If enabled, do not tests fail	apply blend if current or previous
6	BlendLUT	3	3		Change LUT selec	et based on blend factor
7	Overlay	3	3		Special alpha-as-or	verlay mode
831	Reserved	3	5			

Notes:

VideoUnderlayKeyR

Name	Туре	Offset	Format	
VideoUnderlayKeyR	Region Zero	0x0BC	Integer	
	Control register	-		

Bits	Name	Read	Write	Reset	Description
07	Red	3	3	0xXX XX.X XXX	
831	Reserved	3	5		

Notes:

3Dlabs

Proprietary and Confidential

VideoUnderlayKeyG

Name	Туре	Offset	Format	
VideoUnderlayKeyG	Region Zero	0x0BD	Integer	
	Control register	r		

Bits	Name	Read	Write	Reset	Description
07	Green	3	3	0xXX XX.X	
				XXX	
831	Reserved	3	5		

Notes:

VideoUnderlayKeyB

Name	Туре	Offset	Format
VideoUnderlayKeyB	Region Zero	0x0BE	Integer
	Control register		

Bits	Name	Read	Write	Reset	Description
07	Blue	3	3	0xXX	
				XX.X	
				XXX	
831	Reserved	3	5		

Notes:

Proprietary and Confidential

VideoUnderlayKeyA

Name	Туре	Offset	Format
VideoUnderlayKeyA	Region Zero	0x0BF	Integer
	Control register		

Bits	Name	Read	Write	Reset	Description
07	Alpha	3	3	0xXX XX.X XXX	
831	Reserved	3	5		

Notes:

VideoMainKeyR

Name VideoMainKeyR		0	TypeOffRegion Zero0x0Control register		Format Integer
Bits	Name	Read	Write	Reset	Description
07	Red	3	3	0xXX XX.X XXX	
831	Reserved	3	5		

Notes:

3Dlabs

Proprietary and Confidential

VideoMainKeyG

Name	Туре	Offset	Format	
VideoMainKeyG	Region Zero	0x0C1	Integer	
	Control register	t		

Bits	Name	Read	Write	Reset	Description
07	Green	3	3	0xXX XX.X	
				XXX	
831	Reserved	3	5		

Notes:

VideoMainKeyB

Name	Туре	Offset	Format
VideoMainKeyB	Region Zero	0x0C2	Integer
	Control register		

Bits	Name	Read	Write	Reset	Description
07	Blue	3	3	0xXX	
				XX.X	
				XXX	
831	Reserved	3	5		

Notes:

132

Proprietary and Confidential

VideoMainKeyA

Name	Туре	Offset	Format	
VideoMainKeyA	Region Zero	0x0C3	Integer	
	Control register	r		

Bits	Name	Read	Write	Reset	Description
07	Alpha	3	3	0xXX XX.X XXX	
831	Reserved	3	5		

Notes:

VideoOverlayKeyR

Name VideoOverlayKeyR		TypeOffsRegion Zero0x00				Format Integer
		Contro				
Bits	Name	Read	Write	Reset		Description
07	Red	3	3	0xXX XX.X XXX		
831	Reserved	3	5			

Notes:

3Dlabs

Proprietary and Confidential

VideoOverlayKeyG

Name	Туре	Offset	Format	
VideoOverlayKeyG	Region Zero	0x0C5	Integer	
	Control register	t		

Bits	Name	Read	Write	Reset	Description
07	Green	3	3	0xXX	
				XX.X	
				XXX	
831	Reserved	3	5		

Notes:

VideoOverlayKeyB

Name	Туре	Offset	Format	
VideoOverlayKeyB	Region Zero	0x0C6	Integer	
	Control register	•		
	Ū.			

Bits	Name	Read	Write	Reset	Description
07	Blue	3	3	0xXX	
				XX.X	
				XXX	
831	Reserved	3	5		

Notes:

134

Proprietary and Confidential

VideoOverlayKeyA

Name	Type	Offset	Format	
VideoOverlayKeyA	Region Zero	0x0C7	Integer	
	Control register	r		

Bits	Name	Read	Write	Reset	Description
07	Alpha	3	3	0xXX XX.X XXX	
831	Reserved	3	5		

Notes:

VideoCursorKeyR

Name VideoCursorKeyR		TypeOffsetRegion Zero0x0CControl register		Format Integer	
Bits	Name	Read	Write	Reset	Description
07	Red	3	3	0xXX XX.X XXX	
831	Reserved	3	5		

Notes:

3Dlabs

Proprietary and Confidential

VideoCursorKeyG

Name	Туре	Offset	Format	
VideoCursorKeyG	Region Zero	0x0C9	Integer	
	Control register	r		

Bits	Name	Read	Write	Reset	Description
07	Green	3	3	0xXX XX.X XXX	
831	Reserved	3	5		

Notes:

VideoCursorKeyB

Name	Туре	Offset	Format
VideoCursorKeyB	Region Zero	0x0CA	Integer
	Control register		

Bits	Name	Read	Write	Reset	Description
07	Blue	3	3	0xXX	
				XX.X	
				XXX	
831	Reserved	3	5		

Notes:

136

Proprietary and Confidential

VideoCursorKeyA

Name	Туре	Offset	Format
VideoCursorKeyA	Region Zero	0x0CB	Integer
	Control register		

Bits	Name	Read	Write	Reset	Description
07	Alpha	3	3	0xXX XX.X XXX	
831	Reserved	3	5		

Notes:

VideoUnderlayBlend

Name VideoUnde	erlayBlend	Type Region Zero <i>Control register</i>		Offse 0x0C	Format Integer
Bits	Name	Read	Write	Reset	Description
07	Factor	3	3	0xXX XX.X XXX	
831	Reserved	3	5		

Notes:

3Dlabs

Proprietary and Confidential

VideoMainBlend

Name	Type	Offset	Format	
VideoMainBlend	Region Zero	0x0CD	Integer	
	Control register			

Bits	Name	Read	Write	Reset	Description
07	Factor	3	3	0xXX	
				XX.X	
				XXX	
831	Reserved	3	5		

Notes:

VideoOverlayBlend

Name	Туре	Offset	Format
VideoOverlayBlend	Region Zero	0x0CE	Integer
	Control register		

Bits	Name	Read	Write	Reset	Description
07	Factor	3	3	0xXX	
				XX.X	
				XXX	
831	Reserved	3	5		

Notes:

138

Proprietary and Confidential

VideoCursorBlend

Name	Type	Offset	Format	
VideoCursorBlend	Region Zero	0x0CF	Integer	
	Control register	-		

Bits	Name	Read	Write	Reset	Description
07	Factor	3	3	0xXX	
				XX.X	
				XXX	
831	Reserved	3	5		

Notes:

VideoLUT0

Name VideoLU'I	Γ0	Type Region Contro	Zero ol registe.	Offs 0x0E		ormat itfield
Bits	Name	Read	Write	Reset		Description
0,1	Mode	3	3	0x000 0.0000	0 = RGB 2 = AlphaIndex	1 = ColorIndex
2,3	Width	3	3		0 = 6 bit LUT 2 = 10 bit LUT	
4	Underlay Enable	3	3			
5	MainEnable	3	3			
6	OverlayEnable	3	3			
7	CursorEnable	3	3			
831	Reserved	3	5			

Notes:

3D*labs*

Proprietary and Confidential

VideoLUT1

Name	Type	Offset	Format
VideoLUT1	Basian Zana		Bitfield
VIdeoLUTI	Region Zero <i>Control register</i>	0x0D1	Dittield

Bits	Name	Read	Write	Reset		Description
0,1	Mode	3	3	0x000	0 = RGB	1 = ColorIndex
2,3	Width	3	3	0.000	2 = AlphaIndex 0 = 6 bit LUT 2 = 10 bit LUT	1 = 8 bit LUT
4	Underlay Enable	3	3			
5	MainEnable	3	3			
6	OverlayEnable	3	3			
7	CursorEnable	3	3			
831	Reserved	3	5			

Notes:

VideoLUTMode

Name	Type	Offset	Format	
VideoLUTMode	Region Zero	0x0D2	Bitfield	
	Control register	•		

Bits	Name	Read	Write	Reset	Description
0	Key	3	3	0x000 0.0000	
1,2	Chanel	3	3		0 = Underlay 1 = Main 2 = Overlay 3 = Cursor
831	Reserved	3	5		

Notes:

140

Proprietary and Confidential

VideoInterleaveControl

Name	Туре	Offset	Format	
VideoInterleaveControl	Region Zero	0x0D3	Bitfield	
	Control register	•		

Bits	Name	Read	Write	Reset	Γ	Description	
0	Underlay	3	3	0x000 0.0000	0 = Disabled	1 = Enabled	
1	Main	3	3		0 = Disabled.	1 = Enabled	
2	Overlay	3	3		0 = Disabled.	1 = Enabled	
3	Cursor	3	3		0 = Disabled.	1 = Enabled	
4,5	Channel	3	3				
6	ID	3	3				
731	Reserved	3	5				

Notes:

VideoInterleaveData

Name	Туре	Offset	Format
VideoInterleaveData	Region Zero	0x0D4	Bitfield
	Control register		

Bits	Name	Read	Write	Reset	Description		
0	Underlay	3	3	0x000 0.0000	0 = Disabled.	1 = Enabled	
1	Main	3	3		0 = Disabled.	1 = Enabled	
2	Overlay	3	3		0 = Disabled.	1 = Enabled	
3	Cursor	3	3		0 = Disabled.	1 = Enabled	
4,5	LUT	3	3				
731	Reserved	3	5				

Notes:

3Dlabs

Proprietary and Confidential

VideoInterleaveOffsetX

Name	Туре	Offset	Format	
VideoInterleaveOffsetX	Region Zero	0x0D5	Integer	
	Control register			

06 XOffset 3 3 0xXX Pixel offset XXXX XXX	Bits	Name	Read	Write	Reset	Description
XXX	06	XOffset	3	3	0xXX	Pixel offset
					XX.X	
					XXX	
731 Reserved 3 5	731	Reserved	3	5		

Notes:

VideoInterleaveOffsetY

Name		Туре		Offs	et	Format
VideoInterl	eaveOffsetY	Region	Zero	0x0D	06	Integer
		Contro	l register	r		
D:4a	Nama	Deed	W/nite	Deset		Description

Name	ncau	Write	Reset	Description
YOffset	3	3	0xXX	Line offset
			XX.X	
			XXX	
Reserved	3	5		
-				XX.X XXX

Notes:

142

Proprietary and Confidential

VideoWindowID

Name	Туре	Offset	Format
VideoWindowID	Region Zero	0x0D8	Bitfield
	Control register		

Bits	Name	Read	Write	Reset		Description
0	Enable	3	3	0x000 0.0000		
1,2	Channel	3	3		0 = Underlay 2 = Overlay	1 = Main 3 = Cursor
331	Reserved	3	5			

Notes:

VideoWindowTable0

Name	Туре	Offset	Format
VideoWindowTable0	Region Zero	0x0D9	Integer
	Control register		

Bits	Name	Read	Write	Reset	Description
07	Data	3	3	0xXX	
				XX.X	
				XXX	

Notes:

3Dlabs

Proprietary and Confidential

VideoWindowTable1

Name	Туре	Offset	Format	
VideoWindowTable1	Region Zero	0x0DA	Integer	
	Control register	r		

Bits	Name	Read	Write	Reset	Description
07	Data	3	3	0xXX XX.X	
				XXX	

Notes:

VideoClipRectEnable0

Name		Туре		Offse	et Format
VideoClip	VideoClipRectEnable0		Region Zero		C Bitfield
		Contro	ol registe.	ť	
Bits	Name	Read	Write	Reset	Description
0	UnderlayA	3	3	0xXX XX.X XXX	
1	UnderlayB	3	3		
2	UnderlayC	3	3		
3	UnderlayD	3	3		
4	MainA	3	3		
5	MainB	3	3		
6	MainC	3	3		
7	MainD	3	3		

Notes:

144

Proprietary and Confidential

VideoClipRectEnable1

Name	Туре	Offset	Format
VideoClipRectEnable1	Region Zero	0x0DD	Bitfield
	Control register	-	

Bits	Name	Read	Write	Reset	Description
0	OverlayA	3	3	0xXX	
				XX.X	
				XXX	
1	OverlayB	3	3		
2	OverlayC	3	3		
3	OverlayD	3	3		
4	CursorA	3	3		
5	CursorB	3	3		
6	CursorC	3	3		
7	CursorD	3	3		

Notes:

VideoClipRectXStartLowA

Name	Туре	Offset	Format					
VideoClipRectXStart LowA	Region Zero	0x0E0	Integer					
Control register								

Bits	Name	Read	Write	Reset	Description
07	Count	3	3	0xXX XX.X XXX	

Notes:

3Dlabs

Proprietary and Confidential

VideoClipRectXStartHighA

Name	Туре	Offset	Format
VideoClipRectXStart HighA	Region Zero	0x0E1	Integer
	Control register		

Bits	Name	Read	Write	Reset	Description
07	Count	3	3	0xXX	
				XX.X	
				XXX	

Notes:

VideoClipRectYStartLowA

Name VideoClipRectYStart LowA		Type Region Zero <i>Control register</i>		Offse 0x0E	Format Integer	
Bits	Name	Read	Write	Reset	Description	
					-	

Notes:

146

Proprietary and Confidential

VideoClipRectYStartHighA

Name	Туре	Offset	Format
VideoClipRectYStartHighA	Region Zero	0x0E3	Integer
	Control register		

Bits	Name	Read	Write	Reset	Description
07	Count	3	3	0xXX XX.X	
				XXX	

Notes:

VideoClipRectXEndLowA

Name VideoClipF	Name VideoClipRectXEnd LowA		Type Region Zero <i>Control register</i>		et Format 4 Integer
Bits	Name	Read	Write	Reset	Description

Ditto	1 Junite	neuu	white	neset	Description
07	Count	3	3	0xXX	
				XX.X	
				XXX	

Notes:

3Dlabs

Proprietary and Confidential

VideoClipRectXEndHighA

Name	Туре	Offset	Format
VideoClipRectXEnd HighA	Region Zero	0x0E5	Integer
	Control register		

Bits	Name	Read	Write	Reset	Description
07	Count	3	3	0xXX	
				XX.X	
				XXX	

Notes:

VideoClipRectYEndLowA

Name VideoClipRectYEnd LowA		Type Region	Offse Zero 0x0E		Format Integer
		Control register			
Bits	Name	Read	Write	Reset	Description
07	Count	3	3	0xXX	
				XX.X XXX	

Notes:

148

Proprietary and Confidential

VideoClipRectYEndHighA

Name	Туре	Offset	Format
VideoClipRectYEnd HighA	Region Zero	0x0E7	Integer
	Control register		

Bits	Name	Read	Write	Reset	Description
07	Count	3	3	0xXX XX.X	
				XXX	

Notes:

VideoClipRectXStartLowB

Туре	Offset	Format
Region Zero	0x0E8	Integer
Control register		
	Region Zero	Region Zero 0x0E8

Bits	Name	Read	Write	Reset	Description
07	Count	3	3	0xXX	
				XX.X	
				XXX	

Notes:

3Dlabs

Proprietary and Confidential

VideoClipRectXStartHighB

Name	Туре	Offset	Format
VideoClipRectXStartHighB	Region Zero	0x0E9	Integer
	Control register		

Bits	Name	Read	Write	Reset	Description
07	Count	3	3	0xXX XX.X XXX	

Notes:

VideoClipRectYStartLowB

Name VideoClipR	lectYStartLowB	Type Region	Zero	Offs 0x0E	Format Integer
		Contro	l registe.	r	
Bits	Name	Read	Write	Reset	Description
07	Count	3	3	0xXX	
				XX.X XXX	

Notes:

150

Proprietary and Confidential

VideoClipRectYStartHighB

Name	Туре	Offset	Format
VideoClipRectYStartHighB	Region Zero	0x0EB	Integer
	Control register		

Bits	Name	Read	Write	Reset	Description
07	Count	3	3	0xXX XX.X	
				XXX	

Notes:

VideoClipRectXEndLowB

Name	Туре	Offset	Format
VideoClipRectXEndLowB	Region Zero	0x0EC	Integer
	Control register		
	Control legister		

Bits	Name	Read	Write	Reset	Description
07	Count	3	3	0xXX XX.X XXX	

Notes:

3Dlabs

Proprietary and Confidential

VideoClipRectXEndHighB

Name	Туре	Offset	Format
VideoClipRectXEnd HighB	Region Zero	0x0ED	Integer
	Control register		

Bits	Name	Read	Write	Reset	Description
07	Count	3	3	0xXX XX.X	
				XXX	

Notes:

VideoClipRectYEndLowB

Name VideoClip	RectYEndLowB	Type Region	TypeOffsetRegion Zero0x0E			Format Integer
F		Control register				
Bits	Name	Read	Write	Reset		Description
07	Count	3	3	0xXX XX.X XXX		

Notes:

152

Proprietary and Confidential

VideoClipRectYEndHighB

Name	Туре	Offset	Format
VideoClipRectYEnd HighB	Region Zero	0x0EF	Integer
	Control register		

Bits	Name	Read	Write	Reset	Description
07	Count	3	3	0xXX XX.X	
				XXX	

Notes:

VideoClipRectXStartLowC

Name	Туре	Offset	Format	
VideoClipRectXStart LowC	Region Zero	0x0F0	Integer	
	Control register			

Bits	Name	Read	Write	Reset	Description
07	Count	3	3	0xXX XX.X XXX	

Notes:

3Dlabs

Proprietary and Confidential

VideoClipRectXStartHighC

Name	Туре	Offset	Format
VideoClipRectXStart HighC	Region Zero	0x0F1	Integer
	Control register		

Bits	Name	Read	Write	Reset	Description
07	Count	3	3	0xXX XX.X XXX	

Notes:

VideoClipRectYStartLowC

	Name VideoClipRectYStartLowC		Region Zero 0x0F		Offs 0x0F	format nteger
	Bits Name		Control register Read Write Reset		Description	
C)7	Count	3	3	0xXX XX.X XXX	

Notes:

154

Proprietary and Confidential

VideoClipRectYStartHighC

Name	Туре	Offset	Format
VideoClipRectYStartHighC	Region Zero	0x0F3	Integer
	Control register		

Bits	Name	Read	Write	Reset	Description
07	Count	3	3	0xXX XX.X	
				XXX	

Notes:

VideoClipRectXEndLowC

Name		Type		Offse	et	Format
VideoClipR	ectXEnd LowC	Region	Zero	0x0F	4	Integer
		Contro.	l tegistei	r		
D !.	NT	D 1	XX7 .	D .		

Bits	Name	Read	Write	Reset	Description
07	Count	3	3	0xXX	
				XX.X	
				XXX	

Notes:

3Dlabs

Proprietary and Confidential

VideoClipRectXEndHighC

Name	Туре	Offset	Format
VideoClipRectXEnd HighC	Region Zero	0x0F5	Integer
	Control register		

07 Count 3 3 0xXX	
XX.X	
XXX	

Notes:

VideoClipRectYEndLowC

Name VideoClipRectYEnd LowC		Type Region Zero		Offset 0x0F6		Format Integer
		Control register				
Bits	Name	Read	Write	Reset		Description
07	Count	3	3	0xXX		
				XX.X		
				XXX		

Notes:

156

Proprietary and Confidential

VideoClipRectYEndHighC

Name	Туре	Offset	Format
VideoClipRectYEnd HighC	Region Zero	0x0F7	Integer
	Control register		

Bits	Name	Read	Write	Reset	Description
07	Count	3	3	0xXX XX.X	
				XXX	

Notes:

VideoClipRectXStartLowD

Name VideoClip	RectXStart LowD	Type D Region Zero Control register		Offse 0x0F	
Bits	Name	Read	Write	Reset	Description
07	Count	3	3	0xXX XX.X XXX	

Notes:

3Dlabs

Proprietary and Confidential

VideoClipRectXStartHighD

Name	Туре	Offset	Format	
VideoClipRectXStartHighD	Region Zero	0x0F9	Integer	
	Control register			

Bit	s	Name	Read	Write	Reset	Description
07	Co	ount	3	3	0xXX	
					XX.X	
					XXX	

Notes:

VideoClipRectYStartLowD

Name VideoClipI	RectYStart LowD	Type Region Zero <i>Control register</i>		Offse 0x0F	
Bits	Name	Read	Write	Reset	Description
07	Count	3	3	0xXX XX.X XXX	

Notes:

158

Proprietary and Confidential

VideoClipRectYStartHighD

Name	Туре	Offset	Format
VideoClipRectYStart HighD	Region Zero	0x0FB	Integer
	Control register		

Bits	Name	Read	Write	Reset	Description
07	Count	3	3	0xXX XX.X XXX	

Notes:

VideoClipRectXEndLowD

Name	Туре	Offset	Format
VideoClipRectXEnd LowD	Region Zero	0x0FC	Integer
	Control register		
	•		

Bits	Name	Read	Write	Reset	Description
07	Count	3	3	0xXX XX.X XXX	

Notes:

3Dlabs

Proprietary and Confidential

VideoClipRectXEndHighD

Name	Туре	Offset	Format
VideoClipRectXEnd HighD	Region Zero	0x0FD	Integer
	Control register		

Bits	Name	Read	Write	Reset	Description
07	Count	3	3	0xXX XX.X	
				XXX	

Notes:

VideoClipRectYEndLowD

Name		Type		Offse	et Format
VideoClipR	ectYEnd LowD	Region	Zero	0x0F	E Integer
		Contro	l register	r	
			-		
Bits	Name	Read	Write	Reset	Description
07	Count	3	3	0xXX	
				XX.X	

XXX

Notes:

160

Proprietary and Confidential

VideoClipRectYEndHighD

Name	Туре	Offset	Format
VideoClipRectYEnd HighD	Region Zero	0x0FF	Integer
	Control register		

Bits	Name	Read	Write	Reset	Description
07	Count	3	3	0xXX XX.X XXX	

Notes:

VideoDACControl

Name	Туре	Offset	Format
VideoDACControl	Region Zero	0x100	Bitfield
	Control register		

Bits	Name	Read	Write	Reset	Descri	ption
0	DACPower Ctl	3	3	0x000 0.0000	0 = Normal operation	1 = LowPower
1	Reserved	3	3		Reserved for future use	
2	BlankRed	3	3		0 = Disabled	1 = Enabled
3	BlankGreen	3	3		0 = Disabled	1 = Enabled
4	BlankBlue	3	3		0 = Disabled	1 = Enabled
5	Pedestal	3	3		0 = Disabled	1 = Enabled
6,7	Reserved	3	5			

Notes: Sync on Green is not supported on P10.

3Dlabs

Proprietary and Confidential

VideoDACSyncControl

Name	Туре	Offset	Format	
VideoDACSyncControl	Region Zero	0x101	Bitfield	
	Control register			

Bits	Name	Read	Write	Reset	Description
0	HSyncCtl	3	3	0x000	0 = Active low at pin
				0.0000	1 = Active high at pin
1	VSyncCtl				
2,3	Hsync Override				0 = Run
					1 = Force tristate
					2 = Force low
					3 = Force high
4,5	Vsync Override				$0 = \operatorname{Run}$
					1 = Force tristate
					2 = Force low
					3 = Force high
6	Composite				0 = Enable.
					1 = Disable
7	Reserved	3	5		

Notes:

162

Proprietary and Confidential

VideoDACSense

Name	Туре	Offset	Format
VideoDACSense	Region Zero	0x102	Bitfield
	Control register		

Bits	Name	Read	Write	Reset	Description
0	Red	3	5	0x000 0.0XX	
				X	
1	Green	3	5		
2	Blue	3	5		
37	Reserved	3	5		

Notes:

VideoDACDDC

Name	Туре	Offset	Format
VideoDACDDC	Region Zero	0x103	Bitfield
	Control register		

Bits	Name	Read	Write	Reset	Description
0	ClkOut	3	3	0x000	
				0.XX	
				XX	
1	DataOut	3	3		
2	ClkIn	3	5		
3	DataIn	3	5		
47	Reserved	3	5		

Notes:

3D*labs*

Proprietary and Confidential

VideoDPMode

Name	Type	Offset	Format
VideoDPMode	Region Zero	0x104	Bitfield
	Control register		

Bits	Name	Read	Write	Reset	De	escription
0,1	Mode	3	3	0x000 0.0000	0 = Off 2 = DoublePixel	1 = SinglePixel 3 = AlphaPixel
25	StrobeDelay	3	3		Delay applied to outpu	t strobe in 250pS taps
6	StrobeInvert	3	3			
7	Reserved	3	5			

Notes:

VideoDPSyncControl

Name VideoDPS	Name VideoDPSyncControl		Type Region Zero		et Form 5 Bitfiel	
		Contro	l registe.	ť		
Bits	Name	Read	Write	Reset		Description
0	HSyncCtl	3	3	0x000 0.0000	0 = Active low at pir 1 = Active high at pi	
1	VSyncCtl	3	3		0 = Active low at pir 1 = Active high at pi	
2,3	Hsync Override	3	3		0 = Run 2 = Force low	1 = Reserved 3 = Force high
4,5	Vsync Override	3	3		0 = Run 2 = Force low	1 = Reserved 3 = Force high
6	Composite	3	3		0 = Enable.	1 = Disable
7	BlankCtl	3	3		0 = Active low at pin 1 = Active high at pin	

Notes:

164

Proprietary and Confidential

VideoDPDDC

Name	Type	Offset	Format
VideoDPDDC	Region Zero	0x106	Address
	Control register	r	

Bits	Name	Read	Write	Reset	Description
0	ClkOut	3	3	0x000 0.XX XX	
1	DataOut	3	3		
2	ClkIn	3	5		
3	DataIn	3	5		
47	Reserved	3	5		

Notes:

VideoTest

Name	Туре	Offset	Format
VideoTest	Region Zero	0x180	Address
	Control register		

Bits	Name	Read	Write	Reset		Description
0,1	CRC	3	3		0 = Off 2 = Frame	1 = Line 3 = Complete
27	Reserved	3	5			•

Notes:

3Dlabs

Proprietary and Confidential

VideoCRC[0-3]

Name	Type	Offset	Format
VideoCRC0	Region Zero	0x184	Integer
VideoCRC1		0x185	
VideoCRC2		0x186	
VideoCRC3		0x187	

Control register

Bits	Name	Read	Write	Reset	Description
07	Data	3	5	0xXX	
				XX.X	
				XXX	

Notes:

VideoGPEvent

Name	Туре	Offset	Format	
VideoGPEvent	Region Zero	0x188	Bitfield	
	Control register	t		

Bits	Name	Read	Write	Reset	Des	scription
0	Enable	3	3	0x000 0.XX X0	Signal GP on update	
13	Source	3	3		0 = UnderlayReg 2 = MainReg 4 = OverlayReg 6 = CursorReg	1 = UnderlayBuffer 3 = MainBuffer 5 = OverlayBuffer 7 = CursorBuffer
47	Reserved	3	5			

Notes:

166

Proprietary and Confidential

VideoLock[0-1]

Name	Туре	Offset	Format
VideoLock0	Region Zero	0x190	Bitfield
VideoLock1		0x191	

Control register

Bits	Name	Read	Write	Reset	Description
03	Reg	3	3	0x000 0.0000	Mask of channels that lock register loads $0 = $ Underlay $1 =$ Main
					2 = Overlay $3 = Cursor$
47	Buffer				Mask of channels that lock buffer swaps: 0 = Underlay $1 = $ Main
					2 = Overlay $3 = Cursor$

Notes:

VideoDigitalPortControl

Name		Туре		Offs	et	Format
VideoDigit	alPortControl	Region	Zero	0x1A	.0	Bitfield
		Contro	l registe.	ť		
Bits	Name	Read	Write	Reset		Description
02	Mode	3	3	0xXX	0 = Off	1 = Shared
				XX.X	2 = In0	3 = Out0
				000	4 = In1	5 = Out1
3	Channel0				0 = In	1 = Out
4	Channel1				0 = In	1 = Out
5	DoubleEdge				0 = Off	1 = On
6	Stereo				Head to outp	out stereo signal
7	StereoOutput				Output stere	o signal

Notes: This register is common across all heads

3Dlabs

Proprietary and Confidential

BlockControl0

Name	Туре	Offset	Format
BlockControl0	Region Zero	0x1A4	Integer
BlockControl1		0x1A5	
BlockControl2		0x1A6	
BlockControl3		0x1A7	

Control register

Bits	Name	Read	Write	Reset	Description
0	TexturePipe0	3	3	0x000	
				0.0000	
1	TexturePipe1	3	3		
2	TexturePipe2	3	3		
3	TexturePipe3	3	3		
4	Memory	3	3		
	Controller1				
5	VideoOut1	3	3		

Notes: Common across all heads. See top-level spec for details

168

Proprietary and Confidential

BlockControl[1-3]

Name	Type	Offset	Format
BlockControl0	Region Zero	0x1A4	Integer
BlockControl1		0x1A5	
BlockControl2		0x1A6	
BlockControl3		0x1A7	

Control register

Bits	Name	Read	Write	Reset	Description
07	Data	3	3	0x000 0.0000	

Notes: Common across all heads. See top-level spec for details

FunctionalScanMode

Name		Type		Offs	et Format
Functiona	alScanMode	Region	Region Zero 0x1.		.8 integer
		Contro	l registe.	ť	
D					D
Bits	Name	Read	Write	Reset	Description
0	Clk	3	3	0x000	0 = Low
				0.0000	1 = High
1	Stop	3	3		0 = Off
					1 = On (stop all clocks except PClk)
2	Mode	3	3		0 = Off
					1 = On (enable PClk domain ring fence)
3	ScanEnable	3	3		0 = Off
					1 = On (clock data along scan chain)
4	TestRAM	3	3		0 = Off $1 = On$
5	TestShadow	3	3		0 = Off $1 = On$
6,7	Reserved	3	5		

Notes: Common across all heads

3Dlabs

Proprietary and Confidential

FunctionalScanMux[0-7]

Name	Type	Offset	Format
FunctionalScanMux0	Region Zero	0x1B0	Integer
FunctionalScanMux1		0x1B1	
FunctionalScanMux2		0x1B2	
FunctionalScanMux3		0x1B3	
FunctionalScanMux4		0x1B4	
FunctionalScanMux5		0x1B5	
FunctionalScanMux6		0x1B6	
FunctionalScanMux7		0x1B7	

Control register

Bits	Name	Read	Write	Reset	Description
07	Data	3	3	0x000 0.0000	

Notes: Common across all heads

170

Proprietary and Confidential

FunctionalScanIn[0-7]

Name	Туре	Offset	Format	
FunctionalScanIn0	Region Zero	0x1B8	Integer	
FunctionalScanIn1		0x1B9		
FunctionalScanIn2		0x1BA		
FunctionalScanIn3		0x1BB		
FunctionalScanIn4		0x1BC		
FunctionalScanIn5		0x1BD		
FunctionalScanIn6		0x1BE		
FunctionalScanIn7		0x1BF		

Control register

Bits	Name	Read	Write	Reset	Description
07	Data	3	3	0x000 0.0000	Input to scan chain

Notes: Common across all heads

FunctionalScanOut[0-7]

Name	Туре	Offset	Format
FunctionalScanOut0	Region Zero	0x1C0	Integer
FunctionalScanOut1		0x1C1	
FunctionalScanOut2		0x1C2	
FunctionalScanOut3		0x1C3	
FunctionalScanOut4		0x1C4	
FunctionalScanOut5		0x1C5	
FunctionalScanOut6		0x1C6	
FunctionalScanOut7		0x1C7	

Control register

Bits	Name	Read	Write	Reset	Description
07	Data	3	3	0x000 0.0000	Output of scan chain

Notes: Common across all heads

3Dlabs

Proprietary and Confidential

PLL0Control

Name	Туре	Offset	Format
PLL0Control	Region Zero	0x200	Bitfield
	Control register		

Bits	Name	Read	Write	Reset	D	escription
)	Enable	3	3	0x000	0 = Disable	
				0.X00	1 = Enable	
				1		
1,2	Ref				0 = Internal	1 = External
					2 = PClk	
3	Lock	3	5		0 = Not locked	1 = Locked
47	Reserved	3	5			

Notes: Common across all heads

PLL0PreScaleA

Name		Туре		Offse	et Format		
PLL0PreS	caleA	Region	Zero	0x20	1 Integer		
Control register							
Bits	Name	Read	Write	Reset	Description		

0x000 0.0011

3

3

Notes: Common across all heads

Value

172

0...7

Proprietary and Confidential

PLL0FeedbackScaleA

Name	Туре	Offset	Format
PLL0FeedbackScaleA	Region Zero	0x202	Integer
	Control register		

Bits	Name	Read	Write	Reset	Description
07	Value	3	3	0x001 1.1000	Holds LSB of tile address of overlay

Notes: Common across all heads

PLL0PostScaleA

Name PLL0PostScaleA		TypeOffseRegion Zero0x203Control register0x203			Format Bitfield	
Bits	Name	Read	Write	Reset		Description
02	Scale	3	3	0x000 0.0011	0 = Divide by 2 = Divide by 4 = Divide by	4. $3 = \text{Divide by 8.}$
37	Reserved	3	5			

Notes: Common across all heads

3Dlabs

Proprietary and Confidential

PLL0PreScaleB

Name	Туре	Offset	Format	
PLL0PreScaleB	Region Zero	0x204	Integer	
	Control register	ť		

Bits	Name	Read	Write	Reset	Description
07 V	Value	3	3	0x000 0.0100	

Notes: Common across all heads

PLL0FeedbackScaleB

Name PLL0FeedbackScaleB		Type Region Zero		Offs 0x203	
		Contro	l tegister	r	
Bits	Name	Read	Write	Reset	Description

0x010 0.1111

Notes: Common across all heads

Value

3

3

174

0...7

Proprietary and Confidential

PLL0PostScaleB

Name	Туре	Offset	Format
PLL0PostScaleB	Region Zero	0x206	Bitfield
	Control register		

Bits	Name	Read	Write	Reset	De	scription
02	Scale	3	3		0 = Divide by 1. 2 = Divide by 4. 4 = Divide by 16.	1 = Divide by 2. 3 = Divide by 8.
37	Reserved	3	5			

Notes: Common across all heads

PLL0PreScaleC

Name PLL0PreSc	PLL0PreScaleC Region Z Control			Offs 0x20	
Bits	Name	Read	Write	Reset	Description
07	Value	3	3	0xXX XX.X XXX	

Notes: Common across all heads

3Dlabs

Proprietary and Confidential

PLL0FeedbackScaleC

Name	Type	Offset	Format	
PLL0FeedbackScaleC	Region Zero	0x208	Integer	
	Control register			

Bits	Name	Read	Write	Reset	Description
07	Value	3	3	0xXX	
				XX.X	
				XXX	

Notes: Common across all heads

PLL0PostScaleC

Name PLL0Post	ame LL0PostScaleC		Type Region Zero			Format Bitfield	
Control register							
Bits	Name	Read	Write	Reset	Description		
02	Scale	3	3	0xXX XX.X XXX	0 = Divide by 1. 2 = Divide by 4. 4 = Divide by 16	3 = Divide by 8.	
37	Reserved	3	5				

Notes: Common across all heads

176

Proprietary and Confidential

PLL0PreScaleD

Name	Туре	Offset	Format
PLL0PreScaleD	Region Zero	0x20A	Integer
	Control register		

Bi	ts	Name	Read	Write	Reset	Description
07		Value	3	3	0xXX	
					XX.X	
					XXX	

Notes: Common across all heads

PLL0FeedbackScaleD

Name		Туре		Offs	et	Format	
PLL0Feedback	ScaleD	Region	Zero	0x20	В	Integer	
		Contro	l tegistei				
D	ЪT	D 1	XX77	D		D	• •

Bits	Name	Read	Write	Reset	Description
07	Value	3	3	0xXX	
				XX.X	
				XXX	

Notes: Common across all heads

3Dlabs

Proprietary and Confidential

PLL0PostScaleD

Name	Type	Offset	Format	
PLL0PostScaleD	Region Zero	0x20C	Bitfield	
	Control register	r		

Bits	Name	Read	Write	Reset	Des	scription
02	Scale	3	3		0 = Divide by 1. 2 = Divide by 4. 4 = Divide by 16.	1 = Divide by 2. 3 = Divide by 8.
37	Reserved	3	5			

Notes: Common across all heads

PLL1Control

Name		Type	Туре		et	Format	
PLL1Cont	PLL1Control		Zero	0x20D		Bitfield	
		Contro	l registe.	ť			
Bits	Name	Read	Write	Reset		Description	
0	Enable	3	3	0x000 0.X00 0			
1,2	Ref	3	3		0 = Internal 2 = PClk	1 = External	
3	Lock	3	5		0 = Not locke	d. 1 = Locked	
47	Reserved	3	5				

Notes: Common across all heads

178

Proprietary and Confidential

PLL1PreScale

Name	Туре	Offset	Format
PLL1PreScale	Region Zero	0x20E	Integer
	Control register		

Bits	Name	Read	Write	Reset	Description
07	Value	3	3	0xXX	
				XX.X	
				XXX	

Notes: Common across all heads

PLL1FeedbackScale

Name PLL1FeedbackScale		Type Region Contro	Zero l registe :	Offse 0x20	
Bits	Name	Read	Write	Reset	Description
07	Value	3	3	0xXX XX.X XXX	

Notes: Common across all heads

3Dlabs

Proprietary and Confidential

PLL1PostScale

Name	Туре	Offset	Format
PLL1PostScale	Region Zero	0x201	Bitfield
	Control register		

Bits	Name	Read	Write	Reset	Des	scription
02	Scale	3	3		0 = Divide by 1. 2 = Divide by 4. 4 = Divide by 16.	1 = Divide by 2. 3 = Divide by 8.
37	Reserved	3	5			

Notes: Common across all heads

PLL2Control

Name PLL2Control		0	TypeORegion Zero02Control register			Format Bitfield
Bits	Name	Read	Write	Reset		Description
0	Enable	3	3	0x000 0.X00 0	0 = Disable 1 = Enable	
1,2	Ref	3	3		0 = Internal 2 = PClk	1 = External
3	Lock	3	5		0 = Not locke	d. 1 = Locked
47	Reserved	3	5			

Notes: Common across all heads

180

Proprietary and Confidential

PLL2PreScale

Name	Туре	Offset	Format
PLL2PreScale	Region Zero	0x215	Integer
	Control register		

Bi	ts	Name	Read	Write	Reset	Description
07		Value	3	3	0xXX	
					XX.X	
					XXX	

Notes: Common across all heads

PLL2FeedbackScale

Name PLL2FeedbackScale		JT -		Offse 0x21	
Bits	Name	Read	Write	Reset	Description
07	Value	3	3	0xXX XX.X XXX	

Notes: Common across all heads

3Dlabs

Proprietary and Confidential

PLL2PostScale

Name	Туре	Offset	Format	
PLL2PostScale	Region Zero	0x217	Bitfield	
	Control register			

Bits	Name	Read	Write	Reset	De	scription
02	Scale	3	3	0xXX XX.X XXX	0 = Divide by 1. 2 = Divide by 4. 4 = Divide by 16.	1 = Divide by 2. 3 = Divide by 8.
37	Reserved	3	5			

Notes: Common across all heads

PLL3Control

Name PLL3Control		0	Type Region Zero <i>Control register</i>			Format Bitfield
Bits	Name	Read	Write	Reset		Description
0	Enable	3	3	0x000 0.X00 0	0 = Disable 1 = Enable	
1,2	Ref	3	3		0 = Internal 2 = PClk	1 = External
3	Lock	3	5		0 = Not locked	1 = Locked
47	Reserved	3	5			

Notes: Common across all heads

182

Proprietary and Confidential

PLL3PreScale

Name	Туре	Offset	Format
PLL3PreScale	Region Zero	0x219	Integer
	Control register		

Bi	ts	Name	Read	Write	Reset	Description
07		Value	3	3	0xXX	
					XX.X	
					XXX	

Notes: Common across all heads

PLL3FeedbackScale

Name PLL3FeedbackScale		21		Offse 0x21.	
Bits	Name	Read	Write	Reset	Description
07	Value	3	3	0xXX XX.X XXX	

Notes: Common across all heads

3Dlabs

Proprietary and Confidential

PLL3PostScale

Name	Туре	Offset	Format	
PLL3PostScale	Region Zero	0x21B	Bitfield	
	Control register	r		

Bits	Name	Read	Write	Reset	Des	scription
02	Scale	3	3		0 = Divide by 1. 2 = Divide by 4. 4 = Divide by 16.	1 = Divide by 2. 3 = Divide by 8.
37	Reserved	3	5			

Notes: Common across all heads

ClkOutControl

Name	Туре	Offset	Format
ClkOutControl	Region Zero	0x220	Bitfield
	Control register		

Bits	Name	Read	Write	Reset		Description
0,1	Mode	3	3	0x100	0 = Disable	1 = Divide by 1
				0.0001	2 = Divide by 2	3 = Divide by 4
25	Source	3	3		0 = PClk	1 = Reserved
					2 = PLL0	3 = PLL1
					4 = PLL2	5 = PLL3
					6 = VGAClk	7 = KClk
					8 = MClk	9 = DOClk
					10 = D1Clk	
6	Reserved	3	5			
7	Invert	3	3			

Notes: Common across all heads

184

Proprietary and Confidential

VGAClkControl

Name	Туре	Offset	Format	
VGAClkControl	Region Zero	0x221	Bitfield	
	Control register			

Bits	Name	Read	Write	Reset	D	escription
0,1	State	3	3	0x000	0 = Drive Low	1 = Drive High
				0.0000	2 = Run	3 = Reserved
2,3	Source	3	3		0 = DClk0	1 = DClk1
					2 = Reserved	3 = Reserved
4	Div2	3	3		0 = Off	1 = On
57	Reserved	3	5			

Notes: Common across all heads

DClk0Control

Name	Туре	Offset	Format
DClk0Control	Region Zero	0x222	Bitfield
	Control register		

Bits	Name	Read	Write	Reset		Description
0,1	State	3	3	0x000	0 = Drive Low	1 = Drive High
				0.1110	2 = Run	3 = Reserved
24	Source	3	3		0 = PClk	1 = External
					2 = Reserved	3 = PLL0
					4 = PLL1	5 = PLL2
					6 = PLL3	
5	Div2				0 = Off	1 = On
6,7	Reserved	3	5			

Notes: Common across all heads

3Dlabs

Proprietary and Confidential

DClk1Control

Name	Туре	Offset	Format
DClk1Control	Region Zero	0x223	Bitfield
	Control register		

Bits	Name	Read	Write	Reset		Description
0,1	State	3	3	0x000	0 = Drive Low	1 = Drive High
				0.1110	2 = Run	3 = Reserved
24	Source	3	3		0 = PClk	1 = External
					2 = Reserved	3 = PLL0
					4 = PLL1	5 = PLL2
					6 = PLL3	
5	Div2				0 = Off	1 = On
6,7	Reserved	3	5			

Notes: Common across all heads

KClkControl

Name	Type	Offset	Format	
KClkControl	Region Zero	0x224	Bitfield	
	Control register	r		

Bits	Name	Read	Write	Reset		Description
0,1	State	3	3	0x000	0 = Drive Low	1 = Drive High
				0.0010	2 = Run	3 = Reserved
24	Source	3	3		0 = PClk	1 = External
					2 = Reserved	3 = PLL0
					4 = PLL1	5 = PLL2
					6 = PLL3	
5	Div2				0 = Off	1 = On
6,7	Reserved	3	5			

Notes: Common across all heads

186

Proprietary and Confidential

MClkControl

Name MClkCont	rol	Type Region Zero <i>Control register</i>		Offs 0x22		ormat itfield	
Bits	Name	Read	Write	Reset		Description	
0,1	State	3	3	0x000 0.0010	0 = Drive Low 2 = Run	1 = Drive High 3 = Reserved	
24	Source	3	3		0 = PClk 2 = Reserved 4 = PLL1 6 = PLL3	1 = External 3 = PLL0 5 = PLL2	
5	Div2				0 = Off	1 = On	
6,7	Reserved	3	5				

Notes: Common across all heads

1.7.4 Memory Control (0x03000 – 0x03FFF)

4 K

The following regitsters control the operation of the memory controller. The memory should be idle before any changes are made. This can be tested by checking the busy flag in the **MemoryControl** register. All registers are on 64 bit boundaries except the fifo registers which are packed to allow bursts. The register definitions show addresses in multiples of 32 bits.

1.7.4.1 DMA Controller

When a page fault is detected data will normally have to be transaferred from system memory to video memory. This may done directly by the CPU reading system data and writing it directly to the chip, or by programming the DMA controller. The sequence of operations to fix a fault will usually be:

- Fault detected.
- Cause of fault retrieved from PageControl fifo.
- Remedy determined, list of pages to be paged out and paged in constructed.
- DMA and table update commands sent to PageControl fifo.

3Dlabs

Proprietary and Confidential

If the system memory used as source or destination of paging is not locked down then the CPU must handle the copy directly through the bypass. Table update commands should still be sent through the PageControl fifo to ensure correct ordering. All commands sent to the PageControl fifo take 4 dwords (1 AGP fast write). The format is:

Word	Bits	Description
1	01	Command
		0 = Table update
		1 = System to video DMA
		2 = Video to system DMA
		3 = Invalidate
	2	Interrupt on completion
	39	Reserved
	1031	Page
Command = T	able update	
2	031	Table entry
3	031	Table entry
Command = D	MA (either	type)
2	05	Reserved
	67	Туре
		0 = Reserved
		1 = PCI
		2 = AGP
	811	Reserved
	1231	System page
3	031	System page
Command = In	nvalidate	
2	031	Reserved
3	031	Reserved
All commands		
4	07	Restart
	815	Reserved
	1623	Suspend
	2431	Reserved

The first word holds the type of command in the lower 2 bits. The options are to modify a page table entry, to transfer data from system to video memory, to transfer data from video to system memory, or to invalidate the entries in the TLB (translation look-aside buffer, a cache of page table entries). An additional bit indicates that an interrupt should be raised when the command has completed. The upper bits of the first word hold a page number that this command will use.

Proprietary and Confidential

3Dlabs

MemoryPageControlFifo[0-3]

Name	Туре	Offset	Format
MemoryPageControlFifo0	Region Zero	0x03000	Integer
MemoryPageControlFifo1		0x03004	
MemoryPageControlFifo2		0x03008	
MemoryPageControlFifo3		0x0300c	

Control register

Bits	Name	Read	Write	Reset	Description
031	Data	3	3	0x XXX X.XX XX	

Notes: Writing to this register puts data into fifo, read gets data out. Used to control page downloads and modifications to table, and to report faults

MemoryPageControlFifoSpace

Name	Туре	Offset	Format
MemoryPageControl	Region Zero	0x03010	Bitfield
FifoSpace			

Control register

Bits	Name	Read	Write	Reset	Description
03	Space	3	3	0x000. 0008	
431	Reserved	3	5		

Notes:

3Dlabs

Proprietary and Confidential

MemoryPageControlFifoCount

Name	Type	Offset	Format
MemoryPageControl	Region Zero	0x03018	Integer
FifoCount			

Control register

Bits	Name	Read	Write	Reset	Description
03	Count	3	3	0x000. 0000	
431	Reserved	3	5		

Notes:

MemoryControl

Name	Туре	Offset	Format	
MemoryControl	Region Zero	0x03020	Bitfield	
	Control register	r		

Bits	Name	Read	Write	Reset	Description
0	Busy	3	3	0x XXX X.XX XX	Set if the memory controller is still processing requests. This bit should tested and found clear before modifying any control registers
14	Reserved	3	5		
5	ProfileTarget	3	3		0 = Video $1 = System$
6	Reserved	3	5		
7	VideoMemory Width	3	3		0 = 128 1 = 256
8	VideoDevice Type	3	3		0 = 16 1 = 32
9	Internal Strobes	3	3		0 = Use external strobes 1 = Use internal clock as strobe
1031	Reserved	3	5		

Notes:

190

Proprietary and Confidential

MemoryTranslationEnable

Name	Туре	Offset	Format	
MemoryTranslation Enable	Region Zero	0x03028	Bitfield	
	Control register			

Bits	Name	Read	Write	Reset	Description
0	Bypass	3	3	0x000. 0000	Controls bypass read/write accesses
1	VGA/VIP'/ Texture	3	3		Controls Texture read accesses
2	Graphics Processor	3	3		Controls graphics core read/write accesses, apart from texture accesses
3	Command Processor	3	3		Controls the GPIO read accesses
4	Video Processor0	3	3		Control the read accesses made for video refresh
5	Video Processor1	3	3		Control the read accesses made for video refresh
631	Reserved	3	5		

Notes:

MemoryPageTableLower

Name	Туре	Offset	Format
MemoryPageTableLower	Region Zero	0x03030	Bitfield
	Control register		

Bits	Name	Read	Write	Reset	Description
0,1	Туре	3	3	0x	0 = Video
				XXX	1 = System PCI
				X.XX	2 = System AGP
				XX	3 = Reserved
211	Reserved	3	5		
1231	Address				

Notes:

3Dlabs

Proprietary and Confidential

MemoryPageTableUpper

Name MemoryPa	geTableUppe r	Type Region Zero <i>Control register</i>		Offse 0x030		
Bits	Name	Read	Write	Reset	Description	
031	Address	3	3	0x XXX X.XX XX		

Notes:

MemoryPageTableLimit

Name	Туре	Offset	Format
MemoryPageTableLimit	Region Zero	0x03040	Bitfield
	Control register	r	

Bits	Name	Read	Write	Reset	Description
021	Limit	3	3	0x XXX X.XX XX	Highest page table entry (referenced to zero)
2231	Reserved	3	5		

Notes:

192

Proprietary and Confidential

MemoryCounter

Name	Type	Offset	Format	
MemoryCounter	Region Zero	0x03048	Bitfield	
	Control registe	ť		

Bits	Name	Read	Write	Reset	Description
031	Timer	3	3	0x XXX X.XX XX	Free running counter at MClk frequency

Notes:

MemoryProfileControl

Name MemoryPr	ofileControl	- JP		Offs 0x03	
Bits	Name	Read	Write	Reset	Description
03	Mode	3	3	0x000 0.0000	0 = Reset 1 = Memory low power 2 = Memory idle 3 = Memory active 4 = Memory reads 5 = Memory writes 6 = Memory refreshes
4	Controller	3	3		Memory controller to read results from. Counters in both controllers always run but must be read from one at a time
531	Reserved	3	5		

Notes:

3Dlabs

Proprietary and Confidential

MemoryProfileCount

Name	Туре	Offset	Format	
MemoryProfileCount	Region Zero	0x03058	Bitfield	
	Control registe	t		

Bits	Name	Read	Write	Reset	Description
031	Count	3	3	0x000	
				0.0000	

Notes:

194

Proprietary and Confidential

GPProfileControl

Name	Туре	Offset	Format
GPProfileControl	Region Zero	0x03060	Bitfield
	Control register		

Bits	Name	Read	Write	Reset	Description
07	Mode0	3	3	0x000 0.0010	For counter 0 (see below for modes)
815	Mode1	3	3		For counter 1 (see below for modes)
1623	Mode2	3	3		For counter 3 (see below for modes)
2431	Reserved	3	5		

Notes:	Modes:
INDICS.	moues.

es:	Modes:	
	0 = Reset	1 = PageMiss (count of TLB misses)
	2 = PageFault (count of page faults)	3 = PageDMA (time spent loading pages by DMA)
	4 = PageStall (time spent stalled due to '	TLB miss, fault reporting, page loading)
	5 = VertexShadingIdle	6 = VertexShadingInputVertex
	7 = GeomBlocked	8 = PrimSetUpPoints
	9 = PrimSetUpLines	10 = PrimSetUpTriangles
	11 = RasteriserStalled	12 = RasteriserIdle
	13 = RasteriserTiles	14 = ContextCacheMiss
	15 = ContextIsocChanges	16 = ContextGeomChanges
	17 = GSDEarlyExit	18 = GSDSameTile
	19 = LBCacheMiss	20 = PixelCacheMiss
	21 = TextureAddressPrimaryCacheMiss	
	22 = SecondaryTextureCacheMiss	23 = HostOutTile
	24 = MemLBRead	25 = MemPixelRead
	26 = MemTextureRead	27 = MemContextRead

3Dlabs

Proprietary and Confidential

GPProfileCount[0-3]

Name	Type	Offset	Format
GPProfileCount0	Region Zero	0x03068	integer
GPProfileCount1		0x03070	
GPProfileCount2		0x03078	
GPProfileCount3		0x03080	

Control register

Bits	Name	Read	Write	Reset	Description
031	count	3	3	0x000 0.0010	

Notes:

196

Proprietary and Confidential

MVTimingA

Name	Туре	Offset	Format
MVTimingA	Region Zero	0x03088	Bitfield
	Control register		

Bits	Name	Read	Write	Reset	Description
04	RowCycle	3	3	0x XXX X.XX XX	Minimum time between active RAS cycles to the same bank
59	RAS2CAS Write	3	3		Minimum time between RAS and CAS cycles to same bank
1014	RAS2CAS Read	3	3		Minimum time between RAS and CAS cycles to same bank
1519	CAS2RAS Write	3	3		Row precharge time + burst length
2024	CAS2RAS Read	3	3		Row precharge time + burst length
2529	RefreshCycle	3	3		Minimum time taken to complete refresh command
3031	Reserved	3	5		

Notes:

3Dlabs

Proprietary and Confidential

MVTimingB

Name	Туре	Offset	Format
MVTimingB	Region Zero	0x03090	Bitfield
	Control register		

Bits	Name	Read	Write	Reset	Description
0	RefreshEnable	3	3	0x XXX X.XX XX	0 = refresh disabled 1 = refresh enabled
114	RefreshPeriod	3	3		Number of memory clocks between refresh cycles. Minimum value = 63
15	Reserved	3	5		
1620	Activate2 Activate	3	3		Minimum time between RAS cycles to different banks
2123	Write2Read	3	3		Delay from write cycle to read cycle. Equal to bus turn-around time $+ 1 + $ burst length/2
2427	Read2Write	3	3		Delay from read cycle to write cycle. Equal to CAS latency + 1 + bus turn-around time
2831	PowerDown Exit	3	3		Minimum time to repower memory array

Notes:

198

Proprietary and Confidential

MVCaps

Name	Туре	Offset	Format
MClkControl	Region Zero	0x03098	Bitfield
	Control register		

Bits	Name	Read	Write	Reset	Des	scription
0	LowPower	3	3	0x XXX X.XX	0 = Drive Low 2 = Run	1 = Drive High 3 = Reserved
				XX		
1,2	Column Address	3	3		Number of bits of colur 0 = 8 $1 =2 = 10$ $3 =$	9
35	CASlatency	3	3		Number of clocks from returning data	command to memory
631	Reserved	3	5			

Notes:

MVMode

Name MVMode		TypeOffseRegion Zero0x030Control register			Format Bitfield	
Bits	Name	Read	Write	Reset		Description
015	Mode	3	3	0x XXX X.XX XX	Mode: Bit pa initialization	uttern to load into mode register during
1631	ExtendedMode	3	3		Bit pattern to during initialit	load into extended mode register zation

Notes:

3Dlabs

Proprietary and Confidential

•

MV0Clock

MV0Clock		0	TypeOffseRegion Zero0x030Control register		Format Bitfield	
Bits	Name	Read	Write	Reset	Description	
03	Delay	3	3	0x XXX X.XX XX		
4	Invert	3	3			
631	Reserved	3	5			

Notes:

MV0StrobeInvert

Name	Туре	Offset	Format	
MV0StrobeInvert	Region Zero	0x030B0	Bitfield	
	Control register			

Bits	Name	Read	Write	Reset	Description
03	In0In3	3	3	0x XXX X.XX XX	
418	Reserved	3	5		
1619	Out0Out3	3	3		
2031	Reserved	3	5		

Notes:

200

Proprietary and Confidential

MV0StrobeOutDelay0

Name	Туре	Offset	Format	
MV0StrobeOutDelay0	Region Zero	0x030B8	Bitfield	
	Control register			

Bits	Name	Read	Write	Reset	Description
03	Delay0	3	3	0x XXX X.XX XX	
47	Delay1	3	3		
811	Delay2	3	3		
12-15	Delay3	3	3		
1631	Reserved	3	5		

Notes:

MV0StrobeOutDelay1

Name	Туре	Offset	Format
MV0StrobeOutDelay0	Region Zero	0x030C0	Bitfield
	Control register		

Bits	Name	Read	Write	Reset	Description
03	Delay0	3	3	0x XXX X.XX XX	
47	Delay1	3	3		
811	Delay2	3	3		
12-15	Delay3	3	3		
1631	Reserved	3	5		

Notes:

3Dlabs

Proprietary and Confidential

MV0StrobeInDelay0

Name	Туре	Offset	Format
MV0StrobeInDelay0	Region Zero	0x030C8	Bitfield
	Control register	r	

Bits	Name	Read	Write	Reset	Description
03	Delay0	3	3	0x XXX X.XX XX	
47	Delay1	3	3		
811	Delay2	3	3		
12-15	Delay3	3	3		
1631	Reserved	3	5		

Notes:

MV0StrobeInDelay1

Name MV0StrobeInDelay0		0	Region Zero		et 0D0	Format Bitfield	
		Contro	Control register				
Bits	Name	Read	Write	Reset		Description	
03	Delay0	3	3	0x XXX X.XX XX			

				$\Lambda\Lambda$	
47	Delay1	3	3		
811	Delay2	3	3		
12-15	Delay3	3	3		
1631	Reserved	3	5		
					•

Notes:

202

Proprietary and Confidential

MV1Clock

Name	Туре	Offset	Format
MV1Clock	Region Zero	0x030D8	Bitfield
	Control register		

Bits	Name	Read	Write	Reset	Description
03	Delay	3	3	0x XXX X.XX XX	
4	Invert	3	3		
531	Reserved	3	5		

Notes:

MV1StrobeInvert

Name	Туре	Offset	Format
MV1StrobeInvert	Region Zero	0x030E0	Bitfield
	Control register		

Bits	Name	Read	Write	Reset	Description
03	StrobeIn0Stro beIn3	3	3	0x XXX X.XX XX	
415	Reserved	3	5		
1619	StrobeOut0S trobeOut3	3	3		
2031	Reserved	3	5		

Notes:

3Dlabs

Proprietary and Confidential

MV1StrobeOutDelay0

Name	Туре	Offset	Format
MV1StrobeOutDelay0	Region Zero	0x030E8	Bitfield
	Control registe	t	

Bits Name Read Write Reset Description 0...3 Delay0 3 3 $0\mathbf{x}$ XXX X.XX XX 4...7 Delay1 3 3 8...11 Delay2 3 3 3 3 12-15 Delay3 5 16...31 Reserved 3

Notes:

MV1StrobeOutDelay1

Name MV1StrobeOutDelay0		Type Region Zero <i>Control register</i>		Offset 0x030F0		Format Bitfield
Bits	Name	Read	Write	Reset		Description
03	Delay0	3	3	0x XXX X.XX XX		
47	Delay1	3	3			
811	Delay2	3	3			
12-15	Delay3	3	3			
1631	Reserved	3	5			

Notes:

204

Proprietary and Confidential

MV1StrobeInDelay0

Name	Type	Offset	Format	
MV1StrobeInDelay0	Region Zero	0x030F8	Bitfield	
	Control register			

Bits	Name	Read	Write	Reset	Description
03	Delay0	3	3	0x XXX X.XX XX	
47	Delay1	3	3		
811	Delay2	3	3		
12-15	Delay3	3	3		
1631	Reserved	3	5		

Notes:

MV1StrobeInDelay1

Name	Туре	Offset	Format
MV1StrobeInDelay0	Region Zero	0x03100	Bitfield
	Control register		

Bits	Name	Read	Write	Reset	Description
03	Delay0	3	3	0x XXX X.XX	
47	Delay1	3	3	XX	
811	Delay2	3	3		
12-15	Delay3	3	3		
1631	Reserved	3	5		

Notes:

3Dlabs

Proprietary and Confidential

MVSystemControl

Name	Туре	Offset	Format	
MVSystemControl	Region Zero	0x03108	Bitfield	
	Control register	t		

Bits	Name	Read	Write	Reset	Description
Ditto	1 (unite	neuu	white	neset	Description
07	TimeSlice	3	3	0x XXX X.XX XX	Sets the time in clocks between forced pre-emptions. Access to the PCI/AGP will normally be granted to the most efficient type of access from the perspective of the bus bandwidth, but this may be at odds with the the needs of the rest of the system so setting this to a low value will share access to the bus more fairly
815	Throttle	3	3		Sets the time between system accesses in clocks. Some systems do not operate efficiently if flooded with requests. Setting this value to greater than zero will insert wait states between requests to the PCI/AGP bus; the value should be set to approximately the balance the rate of generating requests with the rate at which they are serviced, and should account for both clock speed differences and the size of requests
16	FlipBypass	3	3		
17	FlipVGA/ VIP/Texture	3	3		
18	FlipGraphics Processor	3	3		
19	FlipCommand Processor	3	3		
20	FlipVideoProce ssor0	3	3		
21	FlipVideo Processor1	3	3		
22	FlipTLB Update	3	3		
23	FlipPage Handler	3	3		
2431	Reserved	3	5		

Notes: MVSystemControl. Flip* reverses the priority of arbitration for the source.

206

Proprietary and Confidential

MVVideoControl

Name	Туре	Offset	Format
MVVideoControl	Region Zero	0x03110	Bitfield
	Control register		

Bits	Name	Read	Write	Reset	Description
07	Low	3	3	0x XXX X.XX XX	Sets the low threshold for display video requests. Increasing this value increases the amount of time the video will wait before making requests so increasing the potential bandwidth of units accessing memory.
815	High	3	3		Sets the high threshold for display video requests. Increasing this value increases the amount of time the video will wait before making high priority requests. It should be set to the highest value that does not result in video under-runs.
16	FlipBypass	3	3		
17	FlipVGA/ VIP/Texture	3	3		
18	FlipGraphics Processor	3	3		
19	FlipCommand Processor	3	3		
20	FlipVideoProce ssor0	3	3		
21	FlipVideo Processor1	3	3		
22	FlipTLB Update	3	3		
23	FlipPage Handler	3	3		
24	VideoPipe	3	3		Causes video requests to be taken into account during arbitration of requests from the graphics process
2527	Q	3	3		Controls the number of requests that can be queued in the memory controller. The value should be set according to the relative clock frequencies of K and M clks to queue the minimum number that does not cause bubbles
2831	Reserved	3	5		

Notes: **MVVideoControl**. *Flip** reverses the priority of arbitration for the source.

3Dlabs

Proprietary and Confidential

MPipeControl

Name	Туре	Offset	Format	
MPipeControl	Region Zero	0x03118	Bitfield	
	Control register			

Bits	Name	Read	Write	Reset	Description
03	GPQ	3	3	0x	
				XXX	
				X.XX	
				XX	
47	G{Turn	3	3		
	Around)				
831	Reserved	3	5		

Notes:

1.7.5 VGA Control 0x04000 – 0x04FFF

The VGA registers generally follow industry VGA conventions. The registers described below are not comprehensive but include all chip-specific variants accessible via VGA I/O and addressable memory (described here) together with the Index registers which support them (**GraphicsIndexReg**, **SequencerIndexReg**) and others.

As well as the standard fixed I/O addresses at <u>0xA0000 through 0xBFFFF</u>, the VGA Control registers are mapped into a 4K Byte space within <u>Region Zero</u>.¹ This allows driver software to initialise the VGA Controller without having to make I/O Space accesses (which can be difficult under some operating systems).

1.7.5.1 General Registers

These non-proprietary VGA registers are provided here for convenience only. For further information on VGA registers see, for example, IBM document SA14-2413-00 titled *Video Graphics Adaptor (VGA) Core*.

208

Proprietary and Confidential

3Dlabs

4 K

¹ VGA Control accesses through Region Zero are not affected by the **PciVgaIOColorDecode** enable signal so both monochrome and color accesses are always forwarded to the VGA Unit provided the *VgaEnable* bit is set in the **CFGBusConfig** register..

MiscOutputReg

Name	Туре	Offset	Format
MiscOutputReg	VGA	0x3c2	Bitfield
		0x3cc	

General VGA register

Bits	Name	Read	Write	Reset	Description		
0	IOAddress	3	3	0x	This bit selects the I/O address for either		
				XXX	Monochrome (0) or Colour (1) modes. The registers		
				X.XX	which change their port address are:		
				XX	0 CRTC IndexReg 0x3b4		
					CRTC DataReg 0x3b5		
					FeatureControlReg 0x3ba		
					InputStatus1Reg 0x3ba		
					1 CRTC IndexReg 0x3d4		
					CRTC DataReg 0x3d5		
					FeatureControlReg 0x3da		
					InputStatus1Reg 0x3da		
1	EnableRam	3	3		This bit controlles access to the display memory by		
					the host.		
					0=No access to the display memory is made1.		
					1=Access to the display memory are made.		
2,3	ClockSelect	3	3		These two bits control the frequency of the dot clock		
					for video generation and are passed to an external		
					clock synthesiser which generates the VClock. It is		
					the programmers responsibility to ensure a clean		
					transition by using the ResetRegister to force a reset		
					state before changing the clock2.		
4	Reserved	3	5				
5	PageSelect	3	3		This bit affects the meaning of the LSB of the		
					Display Memory address when in Even/Odd mode		
					(i.e. MemoryModeReg.EvenOdd = 1 and		
					GraphicsMiscReg.ChainEvenOdd = 0 and		
					MemoryModeReg.Chain4 = 0).		
					In this case:		
					0=Odd memory locations are selected.		
					1=Even memory locations are selected.		

3Dlabs

Proprietary and Confidential

6,7	SyncPolarity	3	3	These are dual purpose bits used to select screen size and the polarity of the sync signals. Screen size: $0 400 ext{ lines}^3.$		
				1 400 lines.		
				2	350 lines.	
				3	480 lines.	
				Active Sync Polarity:		
					HSync	VSync
				0	High	High
				1	Low	High
				2	High	Low
				3	Low	Low

Notes: 1. This signal is used by the external decode logic to enable/disable memory read and write decodes. When disabled no response is made to memory accesses in the VGA range.

2. Changing the clock (even using the ResetReg) is still likely to be a potentially dangerous thing to implement, giving rise to spikes and glitches so this needs to be actively taken into account in the implementation.

3. This is marked as reserved by other VGA chips, but it needs to be defined as doing something. These bits don't get used to set up the internal video timing and are only used to help control a multisync monitor.

210

Proprietary and Confidential

FeatureControlReg

Name	Туре	Offset	Format
FeatureControlReg	VGA	0x3ca	Bitfield
		0x32a	

General VGA register

Bits	Name	Read	Write	Reset	Description
02	Reserved	3	5	0x XXX X.XX XX	
3	VSyncControl	3	3		0 = Normal vertical sync 1 = The VSync signal is logically ored with DisplayEnable (an internal signal) before going to the RAMDAC.
47	Reserved	3	5		

Notes: "?" in offset address (port) == b when in Monochrome Mode (MiscOutputRegIOAddress=0) or == d when in Color Mode (MiscOutputRegIOAddress=1)

InputStatus0Reg

Name	Type	Offset	Format	
InputStatus0Reg	VGA	0x3c2	Bitfield	
	General VG	A register		

Bits	Name	Read	Write	Reset	Description
03	Reserved	3	5	0x	
				XXX	
				X.XX	
				XX	
4	SwitchSense	3	5		Always returns 0 as there are no switches to read.
5,6	Reserved	3	5		
7	Vsync Interrupt	3	5		0=Vertical interrupt is clear
					1=Vertical interrupt is pending

Notes:

3Dlabs

Proprietary and Confidential

InputStatus1Reg

Name	Туре	Offset	Format		
InputStatus1Reg	VGA	0x3?a	Bitfield		
	General VGA register				

Bits	Name	Read	Write	Reset	Description
0	DisplayEnable	3	5	0x XXX X.XX XX XX	This bit follows the state of the DisplayEnable signal (HDisplayEnable & VDisplayEnable) from the video output stage. Note this signal spans clock domains. 0=Video is being displayed
1,2	Reserved	3	5		1=Blanking is active
3	VSync	3	5		This bit follows the state of the VerticalSync signal from the video output stage. Note this signal spans clock domains. 0=Vertical retrace is not in progress 1=Vertical retrace is in progress
4,5	Diagnostic	3	5		These bits follow two of the eight outputs of the Pixel FIFO. The selection is made according to ColourPlaneEnableReg.VideoStatusMux. The value of this field selects the output (P7:P0) of the VData lines from the Video Timing Generator as follows ¹ : VideoMuxSelectBit 5Bit 40P21P52P33P7P6
6,7	Reserved	3	5		

Notes: • "?" in offset address (port) == b when in Monochrome Mode (MiscOutputRegIOAddress=0) or == d when in Color Mode (MiscOutputRegIOAddress=1)

• There is some disagreement between the VGA chips as to which bits are selected by this field. We have followed the majority (the Cirrus chip GD542 is the odd one out).

• A side effect of reading this register is to clear the attribute toggle flip flop.

212

Proprietary and Confidential

DACReadIndexReg

Name	Туре	Offset	Format
DACReadIndexReg	VGA	0x3c7	Bitfield

General VGA register

Bits	Name	Read	Write	Reset	Description
07		5	3	0x XXX X.XX XX	This field holds the address of the entry in the RAMDAC LUT to be read when a read is done to the DACDataReg port. This index is automatically incremented on the conclusion of every third read to the DACDataReg.

Notes: • This register is in the RAMDAC so writes will just be passed through with the necessary protocol changes.

• This port address is used to return status when read so cannot be used to return the current index value. This functionality is imposed by the RAMDAC and accepted as part of the normal VGA behaviour.

DACWriteIndexReg

Name	Туре	Offset	Format	
DACWriteIndexReg	VGA	0x3c8	Bitfield	
		A		

General VGA register

Bits	Name	Read	Write	Reset	Description
07		3	3	0x XXX X.XX XX	This field holds the address of the entry in the RAMDAC LUT to be written when a write is done to the DACDataReg port. This index is automatically incremented on the conclusion of every third write to the DACDataReg

Notes: • This register is in the RAMDAC so writes will just be passed through with the necessary protocol changes..

3Dlabs

Proprietary and Confidential

DACDataReg

Name	Туре	Offset	Format	
DACDataReg	VGA	0x3c9	Bitfield	
	Canaral VC	A register		

General VGA register

Bits	Name	Read	Write	Reset	Description
07		3	3	Ox XXX X.XX XX	This field holds the LUT data for the RAMDAC. Before writing to this register, write the first (or only) LUT index to DACWriteIndexReg . The next three writes to this register, corresponding to Red, Green and Blue values are written to the LUT at the current write index value. The write index value is then incremented ¹ . Before reading this register write the first (or only) LUT index to DACReadIndexReg . The next three reads to this register will return the Red, Green and Blue values from the LUT at the current read index value. The read index value is then incremented

Notes: • This register is in the RAMDAC so writes will just be passed through with the necessary protocol changes

- At which point the new LUT data is written to the LUT in the RAMDAC (all three words at once, or individually) depends on the RAMDAC.
- The effect of mixing writes and reads part way through a colour triplet is not defined and again will be a function of the RAMDAC.
- Some RAMDACs impose a maximum rate at which their internal registers can be written to (by a host). There is nothing in any of the VGA chips with internal RAMDACs which indicates this is something for the programmer to take into account when updating the LUT (for example). Any time required by the RAMDAC is handled outside of the VGA core by the RAMDAC interface..

Proprietary and Confidential

DACStateReg

Name	Type	Offset	Format	
DACStateReg	VGA	0x3c7	Bitfield	

General VGA register

Bits	Name	Read	Write	Reset	Description
0,1	LastAccess	3	3	0x XXX X.XX XX	These two bits return the current state of the RAMDAC and will always be the same. The two values are 0=A write operation is in progress or occurred last. 3=A read operation is in progress or occurred last
27	Reserved	3	5		

Notes: • This register is in the RAMDAC so writes will just be passed through with the necessary protocol changes..

DACMaskReg

Name	Туре	Offset	Format
DACMaskReg	VGA	0x3c6	Bitfield
	General VGA reg	ister	

Bits	Name	Read	Write	Reset	Description
07		3	3	0x XXX X.XX XX	This field holds a mask value which is applied to the 8 bit pixel data passed to the RAMDAC prior to it being used to index the look up table

Notes: • This register is in the RAMDAC so writes will just be passed through with the necessary protocol changes..

3Dlabs

Proprietary and Confidential

1.7.5.2 Sequencer Registers

The sequencer registers mainly control the global clock and memory modes. They also contain all but one of the non-standard (i.e. extended) VGA registers:

- VGAControlReg assorted 3Dlabs-specific controls.
- Locking registers lock the extended registers.
- Bank switching registers enable bank switching of the 0xa0000/0xb0000 regions through the bypass.
- Genlocking registers allow the VTG to be synchronized to an external video source.
- o Scratch registers available for use as an information store.
- Indirect base registers follow the state of the HIndirectBase signals from the PCI interface.
- Alternative timing registers intended for flat panels: they provide greater screen resolution and are protected from host interference.
- *Note:* The following Sequencer registers are non-standard 3Dlabs additions: Sequencer Index 0x05 to Index 0x37

SequencerIndexReg

Name	Туре	Offset	Format
SequencerIndexReg	VGA	0x3c4	Bitfield
	VGA Sequencer	register	

Bits	Name	Read	Write	Reset	Description
05	Index	3	3	0x XXX X.XX XX	This index points to one of the sequencer registerswhich will get read or written on the next I/O accessto the SequencerPort (0x3c5). The registers and theircorresponding indices are:0x00ResetReg0x01ClockModeReg0x02MapMaskReg0x03CharacterMapSelectReg0x04MemoryModeReg0x05VGAControlReg0x06LockExtended1Reg0x07LockExtended2Reg0x08BankALowReg0x09BankAHighReg0x00BankBLowReg0x0bBankBLighReg0x0cPCIControlReg0x0dHLockShiftReg0x0eVLockShiftReg0x0fGenLockControlReg

Proprietary and Confidential

6,7	Reserved	3	5	0x380x3f None ¹
				0x36 reserved 0x37 HeadSelectReg
				0x35 AltLineCompareHighReg
			1	0x34 AltLineCompareLowReg
				0x33 AltVOverflow3Reg
				0x32 AltVOverflow2Reg
				0x31 AltVOverflow1Reg
				0x30 AltHOverflowReg
				0x2f AltVSyncEndReg
				0x2e AltVSyncStartLowReg
				0x2d AltVBlankingEndLowReg
				0x2c AltVBlankingStartLowReg
				0x2b AltVDisplayEndLowReg
				0x2a AltVTotalLowReg
				0x29 AltHSyncEndReg
				0x28 AltHSyncStartLowReg
				0x27 AltHBlankingEndLowReg
				0x26 AltHBlankingStartLowReg
				0x25 AltHDisplayEndLowReg
				0x24 AltHTotalLowReg
				0x100x1f ScratchRegs 0x200x23 IndirectBaseRegs

Notes: • This register is in the RAMDAC so writes will just be passed through with the necessary protocol changes..

3Dlabs

Proprietary and Confidential

ResetReg

Name	Type	Offset	Format
ResetReg	VGA	0x3c5	Bitfield
		index 00	

VGA Sequencer register

Bits	Name	Read	Write	Reset	Description
0	AsyncReset	3	3	0x XXX X.XX XX XX	0=Places the logic in a safe state so a different dot clock can be switch in to control the video timing. The display is blanked and HSync and VSync placed in their quiescent state (depending on their respective polarity) ¹ , ² . 1=Normal VGA operation.
1	SyncReset	3	3		0=Places the logic in a safe state so a different dot clock can be switch in to control the video timing. The display is blanked and HSync and VSync placed in their quiescent state (depending on their respective polarity) ² . 1=Normal VGA operation.
27	Reserved	3	5		•

The exact use of these resets is a bit vague (in the VGA documentation), however the real use is to prevent corruption of the display memory when the clock frequency is changed by the MiscOutputReg.ClockSelect. In this design this is never a possibility as the clock domain for memory accesses is independent of the dot clock. How these signals interact with each other is not consistent between the VGA chips. The AsyncReset is treated as the SyncReset and either can be used (the IBM VGA does this).

• Not all VGA chips define this effect on the monitor signals but it is probably desirable otherwise a monitor can be driven in an undesirable way.

Proprietary and Confidential

3Dlabs

ClockingModeReg

Name	Type	Offset	Format
ClockingModeReg	VGA	0x3c5	Bitfield
		index 01	

Bits	Name	Read	Write	Reset	Description
0	Character Dot8_9	3	3	0x XXX X.XX XX	Controls how the dot clock is divided to produce the character clock ¹ . 0 Selects that each character has 9 dots horizontally. 1 Selects that each character has 8 dots horizontally.
1	Reserved	3	5		Reserved.
24	VideoLoad Control	3	3		This field determines how frequently the video shiftregisters are loaded:0Every character clock1Every other character clock2Every fourth character clock3Every fourth character clock
					Note this two bit field is not contiguous.
3	DotClock DivTwo	3	3		This bit controls the relationship between the dot clock and the master clock (whose frequency is selected by MiscOutput.Clock.Select). 0 Use the master clock 1 Divide the master clock by two
5	ScreenOff	3	3		This bit blanks the screen to prevent video access to the display memory so all the available bandwidth is devoted to the host. The bandwidth saving feature is not necessary in this design so is ignored, however the side effect is still used. 0=Normal operation. 1=The pixel colour is taken from the OverscanColourReg .
6,7	Reserved	3	5	ł	

VGA Sequencer register

Notes: • Most of the bits in this register are used in the video clock domain.

• This field is ignored when in Graphics mode (AttributeModeReg.GraphicsMode) and there is always 8 dots per character..

3Dlabs

Proprietary and Confidential

MapMaskReg

Name	Туре	Offset	Format
MapMaskReg	VGA	0x3c5	Bitfield
		index 02	

VGA Sequencer register

Bits	Name	Read	Write	Reset	Description
0.0	3.6 1	2	2	0	
03	Mask	3	3	0x	These bits effectively act as a byte mask for memory
				XXX	writes:
				X.XX	Bit 0 controls the least significant byte
				XX	bit 3 controls the most significant byte.
47	Reserved	3	5		

Notes: Each byte is sometimes called a Map or Plane and each map has assigned functionality in different modes (i.e. in Text mode map 0 holds the character code, map 1 the attribute byte). A 0 in a bit position means that no write occurs to the corresponding byte

Proprietary and Confidential

CharMapSelectReg

Name	Type	Offset	Format
CharMapSelectReg	VGA	0x3c5	Bitfield
		index 03	

VGA Sequencer register

Bits	Name	Read	Write	Reset	Description
0,1,4	CharMap SelectB	3	3	0x XXX X.XX XX	Selects the "B" character set to use. See table in the notes section. These bits are renamed F0 (4), F1 (0) and F2 (1) to reflect the binary weighting they represent. <i>Note: this three bit field is not contiguous.</i>
5,3,2	CharMap SelectA	3	5		Selects the "A" character set to use. See table below. These bits are renamed F0 (5), F1 (2) and F2 (3) to reflect the binary weighting they represent. <i>Note: this three bit field is not contiguous.</i>
6,7	Reserved	3	5		

Notes:	٠	The select value of	letermines the base offset of the map as follows:
		Value	Offset
		0	0K
		1	16K
		2	32K
		3	48K
		4	8K
		5	24K
		6	40K
		7	56K
	٠	Bit 3 of the attrib	ute byte normally controls the intensity of the foreground colour. This bit may
		be redefined to b	e a switch between character sets allowing 512 displayable characters. This
		switch is enabled	whenever CharMapSelectA is different to CharMapSelectB and
		MemoryModeReg	g.ExtendedMemory is 1.

• The address of the character in plane 2 of the display memory is given by the concatenation of the three bit fields: [F2:0][C7:0][R4:0], where F is the active CharMapSelect value, C is the ASCII character code and R is the character row...

3Dlabs

Proprietary and Confidential

MemoryModeReg

Name	Type	Offset	Format
MemoryModeReg	VGA	0x3c5	Bitfield
		index 04	

VGA Sequencer register

Bits	Name	Read	Write	Reset	Description
0	Reserved	3	5		
1	ExtendedMem ory	3	3	0x XXX X.XX XX	Controls access to the display memory by the host. 0=The effective memory size is 64KBytes regardless of the actual installed memory. 1=Allows access to all the installed memory. Also enables character map selection in the CharMapSelectReg.
2	EvenOdd	3	3		0=Even host addresses will access planes 0 and 2 in the display memory (corresponds to bytes 0 and 2). Odd host addresses will access planes 1 and 3 in the display memory (i.e. the LSB of the host address selects between pairs of bytes). 1=The host address selects 32 bit words and the MapMaskReg determines which bytes get written. This bit is set to 0 for text modes and should have the be opposite state to GraphicsModeReg.EvenOdd field for consistent operation (programmer's responsibility). This bit only effect writes to the display memory by the host and the next bit (ChainFour) must be 0 for this bit to have any effect.
3	ChainFour	3	3		0=No effect. 1=The LS two bits of the host address are used to select to byte to read or write from the display memory. The word address is taken from the remaining bits. This bit has priority over the previous EvenOdd bit. The ReadMapReg is ignored. This bit is only set when in mode 13 - 256 colour mode.
47	Reserved	3	5		

Notes: •

222

Proprietary and Confidential

VGAControlReg

Name	Туре	Offset	Format
VGAControlReg	VGA	0x3c5	Bitfield
		index 05	

Bits	Name	Read	Write	Reset	Description
0	EnableHost Memory Access	3	3	0x XXX X.XX XX XX	Controls access to the display memory by the host. 0=No access to the display memory is made in response to host VGA memory accesses. Writes are ignored and reads always return zero. All the host bus cycles are completed as normal. 1=Normal access to the display memory occurs. This bit is further qualified by the VGAEnable signal
1	EnableHost DacAccess	3	3		 which acts as a global disable. Controls access to the RAMDAC by the host. 0=No access to the RAMDAC is made in response to host Dac accesses. Writes are ignored and reads always return zero. All the host bus cycles are completed as normal. 1=Normal access to the RAMDAC occurs. This bit is further qualified by the VGAEnable signal which acts as a global disable.
2	Enable Interrupts	3	3		0=Prevents any interrupts from being generated by the VGA core. 1=Enables interrupt generation from the VGA core providing the VerticalSyncEndReg.DisableVerticalInterrupt field is set to zero. This bit is further qualified by the VGAEnable signal which acts as a global disable. This additional enable bit is provided so the VGA core can be disabled from one place.

VGA Sequencer register

3D*labs*

Proprietary and Confidential

-		-	1.	
3	EnableVGA	3	3	Controls access to the display memory by the
	Display			Memory Reader for the purpose of keeping the
				display refreshed. It also tells (on the VGAVidSelect
				signal) the video select logic external to the VGA
				core that the display should be driven from the VGA
				core.
				0=No accesses to display memory are to be made
				and the video source should not be the VGA core.
				The Memory Reader, Attribute Controller and Video
				Timing Generator are held in their reset state.
				1=Accesses to the display memory are made and the
				video to be displayed comes from the VGA core.
				This bit is further qualified by the VGAEnable signal
				which acts as a global disable.
4	DacAddr2	3	3	This bit extends the RAMDAC address range.
5	DacAddr3	3	3	This bit extends the RAMDAC address range.
6	EnableVTG	3	3	0=Stops the VTG running and producing sync
				pulses.
				1=Enables the VTG to run and produce sync pulses.
				This bit only has an effect when the VGA display has
				been disabled by EnableVGADisplay. When the
				display has been disabled by VGAEnable this bit is
				ignored. When the VGA dispaly is active then this
				bit is ignored.
7	InvertVBlank	3	5	0=No Invert VBlank.
				1=Invert VBlank

Notes: • On reset EnableHostMemoryAccess, EnableHostDacAccess and EnableVGADisplay are enabled, EnableInterrupts is disabled and DacAddr2 and DacAddr3 bits are set to 0, InvertVBlank is set to 0.

• This is a non-standard (i.e. extended) VGA register

Proprietary and Confidential

3Dlabs

LockExtended1Reg LockExtended2Reg

Name	Туре	Offset	Format
LockExtended1Reg	VGA	0x3c5	Bitfield
LockExtended2Reg		index 06	
		index 07	

VGA Sequencer register

Bits	Name	Read	Write	Reset	Description
07		5	3	0x XXX X.XX XX	These 2 registers act as a lock for the extended registers.

Notes: On reset extended registers are locked – they cannot be written and read back as 0, and the sequencer index behaves as a 3-bit index. Writing the value 0x3d to **LockExtended1Reg** followed by 0xdb to **LockExtended2Reg** unlocks the extended registers. Writing any other values locks them

3Dlabs

Proprietary and Confidential

BankALowReg BankBLowReg

Name	Type	Offset	Format
BankALowReg	VGA	0x3c5	Bitfield
BankBLowReg		index 08	
		index 0A	

VGA Sequencer register

Bits	Name	Read	Write	Reset	Description
07	Bank[A or B]7_0	3	3	0x XXX X.XX XX	Holds the 8 low order bits of the 10-bit BankA base address.

Notes: • The 2 high order bits can be found in **BankAHighReg** or **BankBHighReg**.

• The BankA and Bank B base addresses are used for bank switching the 0xa0000 and 0xb0000 regions through the bypass (if enabled).

• The BankA bits provide the HBankA signals to the PCI interface, the BankB bits provide the HBankB signals to the PCI interface.

• These fields should not be confused with the **Mode640Reg** Bank A and Bank B fields which are deprecated.

226

Proprietary and Confidential

BankAHighReg BankBHighReg

Name	Type	Offset	Format
BankAHighReg	VGA	0x3c5	Bitfield
BankBHighReg		index 09	
		index 0B	

VGA Sequencer register

ſ	Bits	Name	Read	Write	Reset	Description
	0,1		3	3	0x XXX X.XX XX	Holds the 2 high order bits of the 10-bit BankB base address.
	27	Reserved	3	5		

Notes: • The 8 low order bits can be found in **BankALowReg** and **BankBLowReg**.

- The BankB base address is used for bank switching the 0xa0000 and 0xb0000 region through the bypass (if enabled).
- The BankA bits provide the HBankA signals to the PCI interface. The BankB bits provide the HBankB signals to the PCI interface.
- These fields should not be confused with the **Mode640Reg** Bank A and Bank B fields which are deprecated

3Dlabs

Proprietary and Confidential

PCIControlReg

Name	Туре	Offset	Format
DACWriteIndexR	eg VGA	0x3c5	Bitfield
		index 0x0C	

VGA Sequencer register

Bits	Name	Read	Write	Reset	Description
0	BankEnable	3	3	0x XXX X.XX XX	If set, enables bank switching of the 0xa0000/0xb0000 regions through the bypass, using the 10-bit BankA/BankB base addresses. This bit provides the HBankEnable signal to the PCI interface.
1	IndirectEnable	3	3		If set, enables access to chip registers via I/O ports 0x3b0/0x3b1/0x3d0/0x3d1. This bit provides the HIndirectEnable signal to the PCI interface.
27	Reserved	3	5		

Notes:

HLockShiftReg

Name	Type	Offset	Format
HLockShiftReg	VGA	0x3c5	Bitfield
		index 0E	

VGA Sequencer register

Bits	Name	Read	Write	Reset	Description
07		3	3	0x XXX X.XX XX	If genlocking is enabled, this field specifies the number of characters by which the horizontal blank end is delayed

Notes:

228

Proprietary and Confidential

VLockShiftReg

Name	Type	Offset	Format
VLockShiftReg	VGA	0x3c5	Bitfield
		index 0E	

VGA Sequencer register

Bits	Name	Read	Write	Reset	Description
07		3	3	0x XXX X.XX XX	If genlocking is enabled, this field specifies the number of scanlines by which the vertical blank end is delayed

Notes:

GenLockControlReg

Name	Туре	Offset	Format
GenLockControlReg	VGA	0x3c5	Bitfield
		index 0F	

VGA Sequencer register

Bits	Name	Read	Write	Reset	Description
0	Enable	3	3	0x XXX X.XX XX	Allows the VTG to be synchronized to an external video source.
17	Reserved	3	5		

Notes: Enabling GenLock causes the horizontal & vertical sync starts & blank ends to be delayed. Sync starts are delayed until the arrival of the ExtHSync & ExtVSync signals. Blank ends are delayed by the numbers specified in the **HLockShiftReg** & **VLockShiftReg** registers.

3Dlabs

Proprietary and Confidential

ScratchReg[0x0-0xF]

Name	Туре	Offset	Format	
ScratchReg[[0x0-0xF]	VGA	0x3c5	Bitfield	
		index 10 to		
		index 1F		

VGA Sequencer register

Bits	Name	Read	Write	Reset	Description
07		3	3	0x XXX X.XX XX	These registers are available for use as an information store and do not affect the VGA operation

Notes:

IndirectBaseReg[0x0-0x3]

Name	Туре	Offset	Format
IndirectBaseReg[0x0-0x3]	VGA	0x3c5	Bitfield
	index 20 to index	ζ.	
		23	

VGA Sequencer register

Bits	Name	Read	Write	Reset	Description
07		3	3	0x XXX X.XX XX	These 4 registers follow the state of the HIndirectBase signals from the PCI interface. IndirectBaseReg[0] returns bits 70, IndirectBaseReg[1] returns bits 158, IndirectBaseReg[2] returns bits 2316, and IndirectBaseReg[3] returns bits 3124

Notes:

230

Proprietary and Confidential

HeadSelectReg

Name	Туре	Offset	Format
HeadSelectReg	VGA	0x3c5	Bitfield
		index 0x37	

VGA Sequencer register

Bits	Name	Read	Write	Reset	Description
0,1	DisplayHeadEn able	3	3	0x XXX X.XX XX	Condition the 2-bit VGAVidSelect signal. Bit 0 enables output to Head 0. Bit 1 enables output to Head 1.
2	RamdacHeadSe lect	3	3		Selects the display head for Ramdac accesses.
37	Reserved	3	5		

Notes:

1.7.5.3 CRTC Registers

The CRTC registers provide timing and control of video display characteristics such as .Display Start/End, Syncing and Blanking. These are non-proprietary registers and can be found in VGA reference manuals. See for example IBM document SA14-2413-00 titled *Video Graphics Adaptor (VGA) Core*

1.7.5.4 Graphics Registers

These are primarily non-proprietary VGA registers which are provided here for convenience only. For further information on VGA registers see, for example, IBM document SA14-2413-00 titled *Video Graphics Adaptor (VGA) Core*.

Note: The following Graphics register is a non-standard 3Dlabs addition: Graphics Index 0x09 – **Mode640Reg.**

3Dlabs

Proprietary and Confidential

GraphicsIndexReg

Name	Type	Offset	Format	
GraphicsIndexReg	VGA	0x3ce	Bitfield	
	VGA Graph	ics register		

Bits	Name	Read	Write	Reset	Description
03	Index	3	3	0x XXX X.XX XX	This index points to one of the Graphics registerswhich will get read or written on the next I/Oaccess to the GraphicsPort (0x3cf). The registersand their corresponding indices are:0x0SetResetReg0x1SetResetEnableReg0x2ColourCompareReg0x3DataRotateReg0x4ReadMapSelectReg0x5GraphicsModeReg0x6GraphicsMiscReg0x7ColourDontCareReg0x8BitMaskReg0x9Mode640Reg0xaNone1:::<
47	Reserved	3	5		

Notes: Writes to a field denoted 'None' have no effect as the write is simply discarded. Reading from a field denoted 'None' returns zero

Proprietary and Confidential

SetResetReg

Name	Туре	Offset	Format	
SetResetReg	VGA	0x3CF	Bitfield	
		index 0x0		

VGA Graphics register

Bits	Name	Read	Write	Reset	Description
03	Mask	3	3	0x XXX X.XX XX XX	This mask is the value written to the respective memory planes for Wrtie Modes 0 and 3. Bit zero controls byte 0, the least significant byte. All eight bits in a plane or byte are written with the same value. This is described more fully in the WriteMode description
47	Reserved	3	5		

Notes:

SetResetEnableReg

Name	Type	Offset	Format	
SetResetEnableReg	VGA	0x0x3CF	Bitfield	
		index 0x1		

VGA Graphics register

Bits	Name	Read	Write	Reset	Description
03	Mask	3	3	0x XXX X.XX XX	These bits, together with SetResetReg . <i>Mask</i> determine the values written into the display memory when in Write Mode 0.
37	Reserved	3	5		

Notes: If a bit in this field is set to 1 then the corresponding value in SetResetReg.Mask will be written into the corresponding display memory byte (all bits take the same value). If this bit is set to 0 then the corresponding value from the host data bus will be written into the corresponding display memory plane (all bits take the same value).

This is described more fully in the WriteMode description.

3Dlabs

Proprietary and Confidential

ColorCompareReg

Name	Type	Offset	Format
ColorCompareReg	VGA	0x0x3CF	Bitfield
		index 0x2	

VGA Graphics register

Bits	Name	Read	Write	Reset	Description
03	Mask	3	3	0x XXX X.XX XX	These 4 bits provide the colour to compare each of the 8 four bit pixels read from display memory when in ReadMode 1
47	Reserved	3	5		

Notes:

DataRotateReg

Name	Туре	Offset	Format
DataRotateReg	VGA	0x0x3CF	Bitfield
		index 0x2	

VGA Graphics register

Bits	Name	Read	Write	Reset	Description
02	RotateCount	3	3	0x	This field specifies the number of bit positions the
				XXX	host data is to be rotated right before being
				X.XX	submitted for further processing. This rotation only
				XX	occurs in WriteModes 0 and 3
3,4	FunctionSelect	3	3		This field specifies the logical operation between the
					host data (after rotation) and the data in the
					DataLatch.
					0=XOR
57	Reserved	3	5		

Notes:

234

Proprietary and Confidential

ReadMapSelectReg

Name	Туре	Offset	Format	
ReadMapSelectReg	VGA	0x0x3CF	Bitfield	
		index 0x4		

VGA Graphics register

Bits	Name	Read	Write	Reset	Description
0,1	Select	3	3	0x XXX X.XX XX	Specifies the byte in display memory which is to be read by the host when in ReadMode 0. If MemoryModeReg . <i>EvenOdd</i> = 0 then bit 0 is ignored and the least significant bit of the address used instead. This field is ignored when the MemoryModeReg . <i>ChainFour</i> field is 1
27	Reserved	3	5		

Notes:

3Dlabs

Proprietary and Confidential

GraphicsMiscReg

Name	Туре	Offset	Format
GraphicsMiscReg	VGA	0x0x3CF	Bitfield
		index 0x6	

VGA Graphics register

Bits	Name	Read	Write	Reset	Description
0	GraphicsMode	3	3	0x XXX X.XX XX	0=Test 1=Graphics
1	ChainEven Odd	3	3		0=No chaining 1=Chain even and odd planes
2,3	MemoryMap	3	3		This field specifies the size and position of the visibledisplay memory in the host address space.ValueStart AddressLength00xa0000128K10xa000064K20xb000032K30xb800032KAccesses to the start address are translated toaccesses in the display memory at address 0.This field is passed to the external address decoder soonly the appropriate address range is decoded andpassed to the VGA core.

Notes:

Proprietary and Confidential

ColorDontCareReg

Name	Туре	Offset	Format	
ColorDontCareReg	VGA	0x0x3CF	Bitfield	
		index 0x7		

VGA Graphics register

Bits	Name	Read	Write	Reset	Description
03	Mask	3	3	0x XXX X.XX XX	These four bits control whether the corresponding bit in a 4 bit pixel will take part in the colour compare operation. If a bit is 0 then the corresponding bit will not take part in the colour compare test and will consequently return a true result for this bit.
47	Reserved	3	5		

Notes:

BitMaskReg

Name	Туре	Offset	Format
BitMaskReg	VGA	0x0x3CF	Bitfield
		index 0x8	
		•	

VGA Graphics register

Bits	Name	Read	Write	Reset	Description
07		3	3	0x XXX X.XX XX	Each bit in this field controls whether the corresponding bit in the display memory is written in WriteModes 0, 2 and 3. If a bit is 0 then the corresponding bit in display memory will not be written. It is the programmers responsibility to have read from the address already so its contents are in the DataLatch.

Notes:

3Dlabs

Proprietary and Confidential

Mode640Reg

Name	Туре	Offset	Format
Mode640Reg	VGA	0x0x3CF	Bitfield
		index 0x9	

VGA Graphics register

Bits	Name	Read	Write	Reset	Description
02	BankA[2:0]	3	3	0x XXX X.XX XX	This field provides the additonal address bits needed when the horizontal screen resolution is 640 pixels and a host address is beign made to the 64K region starting at address 0xa0000.
35	BankB[2:0]	3	3		This field provides the additonal address bits needed when the horizontal screen resolution is 640 pixels and a host address is beign made to the 64K region starting at address 0xb0000.
6	StartAddress16	3	3		The most significant bit of the StartAddress when mode 640 is enabled.
7	Enable	3	3		0=No action. 1=The VGA core operates in 640 resolution mode.

Notes: This is a non-standard (i.e. extended) VGA register which supports the 640 horizontal resolution modes used in SVGA

1.7.5.5 Attribute Registers

These are non-proprietary VGA registers. For further information on VGA registers see, for example, IBM document SA14-2413-00 titled *Video Graphics Adaptor (VGA) Core.*

1.7.6 ROM Control (0x05000 – 0x05FFF) (4KB)

This unit controls accesses to a serial ROM and any other devices sharing the same bus. The serial bus uses a standard 2-wire protocol that is compatible with ROMs such as Xicor 24512 and Atmel AT24C512; it is also used to control other devices such as TV encoders. As many as 4 ROM devices can be fitted to the bus. Each is expected to be 64Kbytes and are consecutive in addressing. This allows more storage for situations where more than a simple VGA BIOS is needed (e.g. the UGA pCode). The chip configuration data is held at the end of the first 64K ROM, see PCI configuration spec for details.

At reset the PCI configuration unit reads setup data from the ROM. During reset the controller must be able to access the ROM without software assistance. Reads from the PCI unit are transferred through a FIFO - each read is for 32 bits converted into four byte reads. The ROM auto-incrementing address is used to improve performance.

238

Proprietary and Confidential

Performance can also be improved by setting the timing parameters (pulse width and setup) in **ROMTIming** to values appropriate to the ROM. The reset timings are conservative and can be modified by the PCI configuration unit as part of the bootstrap (i.e. accurate timings are read from the ROM and then loaded into this unit). The registers are aligned to 64 bit boundaries (i.e. .the addressing units are 32 bits) with byte address offsets from the region base address.

ROMTiming

Name	Туре	Offset	Format
ROMTiming	Region Zero	0x000	Bitfield
	Control register		

Bits	Name	Read	Write	Reset	Description
015	Command	3	3	0x002 0.0200	Count of PCI clocks for command operations (pulse width)
1623	Data	3	3		Count of PCI clocks for data operations (setup and hold for data transfers)
2431	ReadBurst	3	3		Count of 32 bit reads that will be done to consecutive addresses

Notes: • There are 3 fields: command, data, burst. I2C defines different timing parameters for command and data transfers.

- Command should be loaded with the required pulse width; this value will also be used for command setup and hold (units PClks).
- Data should be loaded with required setup and hold for data transfers (units PClks).
- Burst is a special optimization. Load it with the number of 32 bit reads you intend to do from the ROM and it will burst that number at a higher speed. If burst is set to anything other than 0 you must always do a multiple of burst reads or things will go wrong.

3Dlabs

Proprietary and Confidential

ROMControl

Name	Туре	Offset	Format	
ROMControl	Region Zero	0x008	Bitfield	
	Control register	r		

Bits Name Read Write Reset Description 0 Override 3 3 0 = Normal operation0x000 0.0000 1 = Drive pins direct from this register 1...3 Command 3 3 0 = NOP1 = Start 2 = Stop3 = Read4 = Write5 = ReadAck4 Busy 3 5 0 =Controller is idle 1 = Access taking place 5 3 3 Cleared by writing 1 Error 0 = Correct operation1 = Slave reported error during transaction 6 ClockIn 3 5 7 5 DataIn 3 8 3 3 ClockOut 9 DataOut 3 3 10 AckPolling 3 3 0 = Disabled1 = Poll until ack received 5 11...15 Reserved 3 16...23 ByteIn 3 3 ByteOut 3 24...31

Notes: Common across all heads

Proprietary and Confidential

ROMSpinlock

Name	Туре	Offset	Format	
ROMSpinlock	Region Zero	0x010	Bitfield	
	Control register	r		

Bits	Name	Read	Write	Reset	Description
0	Lock	3	3		0 = Free 1 = Locked
131	ID	3	5		Read/write field holding ID of current user.

1.7.7 Bypass Control (0x06000 – 0x06FFF) (4 KB)

The PCI Bypass control registers occupy a 4K section of Region Zero, and all the register offsets listed below are defined from the base of this 4K Bypass section. Writes to undefined registers in this 4K area will be discarded, and reads will return the value zero. The write data bus to this unit is 128 bits wide. The Bypass control and status registers are placed on 256-bit boundaries to allow for future increases in bus width.

1.7.7.1 Cache Control Registers

ByCacheFlush

Name	Туре	Offset	Format
ResetStatus	Region Zero	0x06000	Integer
	Control register		

Bits	Name	Read	Write	Reset	Description
031	ByCacheFlush	3	3	0x000 0,000	Writes flush the cache Reads will return zero

Notes: Writing any value to the ByCacheFlush register will trigger a flush of any currently buffered write data out to the memory, and mark any cached read data as invalid. Reads from this register will always return the value zero

3Dlabs

Proprietary and Confidential

ByCacheStatus

Name	Туре	Offset	Format	
ByCacheStatus	Region Zero	0x06020	Bitfield	
	Control register	•		

Bits	Name	Read	Write	Reset	Description
0	WriteBufferStat us	3	3	0x000 0,0000	0 = bypass write buffer empty 1 = buffer holding write data
1	ReadCacheStat us	3	3		0 = bypass read cache empty 1 = cache holding valid data
27	Reserved	3	5		0=reserved
815	MemWrite Count	3	3		Count of writes which have been issued to the memory controller but have not yet completed (zero = all writes complete).
1631	Reserved	3	5		0=reserved

Notes: The **ByCacheStatus** register reports the status of the bypass read cache and write buffer and the number of memory writes which have been issued not yet completed. Write data is not guaranteed to have reached the memory until the bypass *writebufferstatus* is reported empty and *MemWriteCount* is zero

ByCacheControl

Name	Type	Offset	Format
ByCacheControl	Region Zero	0x06040	Bitfield
	Control register	r	

Bits	Name	Read	Write	Reset	Description
0	WriteBufferEna ble	3	3	0x000 0.0000	0 = bypass write buffer disabled 1 = bypass write buffer enabled
1	ReadCacheEna ble	3	3	0,0000	0 = bypass read cache disabled 1 = bypass read cache enabled
231	Reserved	3	5		0=reserved

Notes: The **ByCacheControl** register controls the behaviour of the bypass cache. Writing any value to this register will flush all currently buffered write data out to memory and mark all cached data as invalid

242

Proprietary and Confidential

1.7.7.2 Region Control Registers

ByRegionFormat0 ByRegionFormat1 ByRegionFormat2 ByRegionFormat3 ByRegionFormat4 ByRegionFormat5 ByRegionFormat6 ByRegionFormat7

Name	Туре	Offset	Format
ByRegionFormat0	Region Zero	0x06100	Bitfield
ByRegionFormat1		0x06180	
ByRegionFormat2		0x06200	
ByRegionFormat3		0x06280	
ByRegionFormat4		0x06300	
ByRegionFormat5		0x06380	
ByRegionFormat6		0x06400	
ByRegionFormat7		0x06480	

Control register

Bits	Name	Read	Write	Reset		Description
-	E 11	-		0	0 5:11	4 E 11 .
0	Enable	3	3	0	0 = Disable region	1 = Enable region
1,2	PixelSize	3	3	Х	0 = 8 bits	1 = 16 bits
					2 = 32 bits	
3,4	ByteSwap	3	3	Х	0 = ABCD	1 = BADC
					2 = CDAB	3 = DCBA
57	Reserved	3	5			
815	MultiWrite	3	3	Х	Mask of regions to re	epeat writes to
	Mask		-			
1631	Reserved	3	5		Reserved, read as 0	

Notes:

3Dlabs

Proprietary and Confidential

ByRegionStart0 ByRegionStart1 ByRegionStart2 ByRegionStart3 ByRegionStart4 ByRegionStart5 ByRegionStart6 ByRegionStart7

Name	Type	Offset	Format
ByRegionStart0	Region Zero	0x06120	Bitfield
ByREgionStart1		0x061A0	
ByREgionStart2		0x06220	
ByRegionStart3		0x062A0	
ByRegionStart4		0x06320	
ByRegionStart5		0x063A0	
ByRegionStart6		0x06420	
ByRegionStart7		0x064A0	

Control register

Bits	Name	Read	Write	Reset	Description
08	Reserved	3	5		
930	Address	3	3	0x	Start address of region
				XXX	
				X.XX	
				XX	
31	Reserved	3	5		

Notes:

ByRegionEnd0 ByRegionEnd1 ByRegionEnd2 ByRegionEnd3 ByRegionEnd4 ByRegionEnd5

244

Proprietary and Confidential

ByRegionEnd6 ByRegionEnd7

Name	Туре	Offset	Format
ByRegionEnd0	Region Zero	0x06140	Bitfield
ByRegionEnd1		0x061C0	
ByRegionEnd2		0x06240	
ByRegionEnd3		0x062C0	
ByRegionEnd4		0x06340	
ByRegionEnd5		0x063C0	
ByRegionEnd6		0x06440	
ByRegionEnd7		0x064C0	

Control register

Bits	Name	Read	Write	Reset	Description
08	Reserved	3	5		
930	Address	3	3	0x	End address of region
				XXX	
				X.XX	
				XX	
31	Reserved	3	5		

Notes:

1.7.8 Video Port Control 0x07000 – 0x07FFF (4K)

The Video Port implements a VESA Video Interface Port (VIP) Version 2 Level II video port master. The Video Port supports:

- ITU-R BT.656 video stream 8-bit @ 27MHz
- VIP1.1 video port 8-bit @ 27Mhz
- VIP2 Level I video port 8-bit @ 75MHz
- VIP2 Level II video port 16-bit @ 75MHz
- Proprietary VIP2 video port 16-bit @ 150MHz

The Video Port does not support:

• VIP1.1 or VIP2 host port

• VIP2 Level III video port – 8-bit @ 75MHz input + 8-bit @ 80MHz output For further information see the Video chapter in the *P10 Reference Guide* Volume I.

1.7.8.1 Register Interface

The 4-Kbyte region defines 32-bit registers on 64-bit boundaries as follows.

3Dlabs

Proprietary and Confidential

Enable

Name	Туре	Offset	Format
Enable	Region Zero	0x07000	Bitfield
	Control register		

Bits	Name	Read	Write	Reset	Description
0	Enable	3	3	0	When 0, VPUIClk is forced into reset. When 1, VPUIClk is taken out of reset
131	Reserved	3	5		0=reserved

Notes: Resynchronized from $PClk \rightarrow Iclk$.

246

Proprietary and Confidential

Mode

Name	Туре	Offset	Format
Mode	Region Zero	0x07008	Bitfield
	Control register		

Bits	Name	Read	Write	Reset	Description
0	Reserved	3	5	0xXX XX.X XXX	
1	XVideo	3	3		0 = 8-bit video. 1 = 16-bit video.
2	SwapData	3	3		0 = In 16-bit video, don't swap the Vid and XVid bytes during active video. 1 = In 16-bit video, swap the Vid and XVid bytes during active video.
3	SkipData	3	3		0 = Empty cycles during active video are processed. 1 = Empty cycles during active video are discarded.
4	HBStore	3	3		0 = Horizontal blanking data is discarded. 1 = Horizontal blanking data is stored.
5	VBStore	3	3		0 = Vertical blanking data is discarded. 1 = Vertical blanking data is stored.
6	Interlaced	3	3		0 = Store video source as non-interlaced frames. The video source can be non-interlaced or interlaced. 1 = Store video source as interlaced frames. The video source must be interlaced.
7	StartField	3	3		In interlaced video, this is matched against the EAV Field (F) bit to determine the 1 st field in the frame.
8	MaxIdx	3	3		Maximum index: $0 = 1$ buffer $1 = 2$ buffers $2 = 3$ buffers $3 =$ Reserved (3 buffers)
10	Reserved	3	5		

Notes: Not resynchronised from PClk \rightarrow Iclk.

3Dlabs

Proprietary and Confidential

SAVPos

Name	Type	Offset	Format
SAVPos	Region Zero	0x07010	Bitfield
	Control register	t	

Bits	Name	Read	Write	Reset	Description
0	Enable	3	3	0xXX XX.X XXX	SAV position, counted from 0 at the start of the horizontal blanking interval
131	Reserved	3	5		

Notes: Not resynchronized from $PClk \rightarrow Iclk$.

EAVPos

Name SAVPos		Type	TypeOffsetRegion Zero0x07018			Format Bitfield		
SAVPOS		0	l registe.		018	Diulcia		
Bits	Name	Read	Write	Reset		Description		
0	Enable	3	3	0xXX XX.X XXX	-	n, counted from 0 at the start of the anking interval		
131	Reserved	3	5					

Notes: Not resynchronized from $PClk \rightarrow Iclk$.

Proprietary and Confidential

BufAddr[0..1][0..2]

0x07040, 0x0748	Name BufAddr[01][02]	Type Region Zero	Offset 0x07020, 0x0728 0x07030, 0x0738	Format Bitfield
			0x07040, 0x0748	

Control register

Bits	Name	Read	Write	Reset	Description
024	BufAddr	3	3	0xXX XX.X XXX	EAV position, counted from 0 at the start of the horizontal blanking interval
2531	Reserved	3	5		

Notes: Not resynchronized from PClk \rightarrow Iclk.

Rdldx

Name	Туре	Offset	Format
RdIdx	Region Zero	0x07050	Bitfield
	Control register		

Bits	Name	Read	Write	Reset	Description
0,1	RdIdx0	3	3	0xXX XX.X XXX	Read index (task 0).
2,3	RdIdx1	3	3		Read index (task 1).
431	Reserved	3	5		0=reserved

Notes: Resynchronized from PClk \rightarrow Iclk.

3Dlabs

Proprietary and Confidential

Wrldx

4...31

Reserved

Name	Туре	Offset	Format
WrIdx	Region Zero	0x07058	Bitfield
	Status register		

Bits Description Name Read Write Reset 0,1 RdIdx0 3 0xXXRead index (task 0). 5 XX.X XXX 3 2,3 RdIdx1 5 Read index (task 1). 3 5

Resynchronized from PClk \rightarrow Iclk. Reset value = undefined at chip reset, 0 at VPUIClk reset Notes:

Video Head 1 Control (0x08000 - 0x08FFF) (4KB) 1.7.9

The Video Control registers are described above in Video Head 0 Control and in the P10 Programmer's Guide. Each of the two video heads in the current P10 implementation has its own 4K Byte control register space within Region Zero. Unless explicitly noted, each register in this list is repeated for each head in the system. Any reserved fields in a register should read back as zero.

0=reserved

1.7.10 Reserved (0x09000 – 0x0EFFF) (24KB)

1.7.11 GPIO Driver (0x0F000 – 0x0FFFF)

The 128-Kbyte address region is sub-decoded into a 4-Kbyte driver region and a 64-Kbyte user region.

Proprietary and Confidential

ImsgReady[Drv,Iso]

Name	Туре	Offset	Format
ImsgReady[Drv,Iso]	Region Zero	0x0F000	Bitfield
		0x0F030	

Control register

Bits	Name	Read	Write	Reset	Description
0	Ready	3	5	0x1	0 = the message assembly is not ready to be written.1 = the message assembly is ready to be written.Reset value = 1.Read-write access.
131	Reserved	3	5		Reserved.

Notes:

ImsgTag[Drv,Iso]

Name	Туре	Offset	Format
ImsgReady[Drv,Iso]	Region Zero	0x0F008	Bitfield
		0x0F038	
	Control register		

Bits	Name	Read	Write	Reset	Description
09	Tag	3	3		Message tag. Reset value = undefined.
					Read-write access.
10,11	-	3	5		Reserved for future tag expansion.
12,13	Size	3	3		Message size, in 32-bit data words – 1. Reset value = undefined. Read-write access.
1431	-	3	5		Reserved.

Notes:

3Dlabs

Proprietary and Confidential

ImsgData[0...3][Drv]

Name	Type	Offset	Format
ImsgData[03][Drv]	Region Zero	0x0F010	Data
		0x0F018	
		0x0F020	
		0x0F028	

Control register

Bits	Name	Read	Write	Reset	Description
031	Data	3	3		Message data. Reset value = undefined.
					Read-write access.

Notes:

ImsgData[0...3][Iso]

Name	Type	Offset	Format	
ImsgData[03][Iso]	Region Zero	0x0F040	Data	
		0x0F048		
		0x0F050		
		0x0F058		

Control register

Bits	Name	Read	Write	Reset	Description
031	Data	3	3		Message data. Reset value = undefined.
					Read-write access.

Notes:

252

Proprietary and Confidential

ScheduleUsr

Name	Туре	Offset	Format
ScheduleUsr	Region Zero	0x0F060	Bitfield

Control register

Bits	Name	Read	Write	Reset	Description
0	Enable	3	3	0	0 = the user context scheduler is disabled and the driver input message port and circular buffer enabled. 1 = the user context scheduler is enabled and the driver input message port and circular buffer disabled.
1	Reserved	3	5		Reserved.
231	Timeout	3	3	***	Time slice available to user contexts before pre- emption, in clocks. At 200 MHz, 230 clocks equal about 5 seconds.

Notes:

MagicWrPtrUsr

Name	Туре	Offset	Format
MagicWrPtrUsr	Region Zero	0x0F068	Bitfield

Control register

Bits	Name	Read	Write	Reset	Description
022	Reserved	3	5		Reserved
2230	Magic	3	3	***	Magic number required in the corresponding bits of the CBufWrPtrUsr
31	Reserved	3	5		Reserved

Notes:

3Dlabs

Proprietary and Confidential

SuspendUsr

Name	Туре	Offset	Format
SuspendUsr	Region Zero	0x0F070	Bitfield

Control register

Bits	Name	Read	Write	Reset	Description
022	Reserved	3	5		Reserved
2230	Magic	3	3	***	Magic number required in the corresponding bits of the CBufWrPtrUsr
31	Reserved	3	5		Reserved

Notes:

254

Proprietary and Confidential

CBufEnableBusyUsr[0..15]

Name	Туре	Offset	Format
CBufEnableBusyUsr[015]	Region Zero	0x0F080	Bitfield

Control register

Bits	Name	Read	Write	Reset	Description
0	Enable	3	3	0	When 0, the circular buffer is disabled.
					When 1, the circular buffer is enabled.
1	Busy	3	5	***	When 0, the circular buffer is idle, i.e. (RdPtr ==
					WrPtr).
					When 1, the circular buffer is busy, i.e. (RdPtr !=
					WrPtr).
					Read-only access, but writing the register clears the
					read and write pointers, so clearing this bit.
2	RqBusy	3	5	***	When 0, the DMA engine is idle, i.e. $(RqPtr ==$
					WrPtr).
					When 1, the DMA engine is busy, i.e. (RqPtr !=
					WrPtr).
					Read-only access, but writing the register clears the
					request and write pointers, so clearing this bit.
3	CtxtEnable	3	3	***	When 0, the context buffer is disabled.
					When 1, the context buffer is enabled.
					Reset value = undefined.
431	CtxtAddr	3	3	***	Context buffer address, in 64-byte tiles.

Notes: This accesses one register in an array of 16, indexed by address bits 11:8. This is locked while the circular buffer is busy.

3Dlabs

Proprietary and Confidential

CBufAddrUsr[0..15]

Name	Type	Offset	Format
CBufAddrUsr[015]	Region Zero	0x0F068	Bitfield

Control register

Bits	Name	Read	Write	Reset	Description
0,1	ByteSwap	3	5		Byte swap: 0 = ABCD (no swap) 1 = BADC 2 = CDAB 3 = DCBA
29	-	3	5		Reserved.
1031	Addr	3	3	***	Circular buffer address, in 4-Kbyte pages.

Notes: This accesses one register in an array of 16, indexed by address bits 11:8. This is locked while the circular buffer is busy

256

Proprietary and Confidential

CBufEnableBusylso

Name	Туре	Offset	Format
CBufEnableBusyIso	Region Zero	0x0F090	Bitfield

Control register

Bits	Name	Read	Write	Reset	Description
0	Enable	3	3	0	When 0, the circular buffer is disabled and the input message port enabled. When 1, the circular buffer is enabled and the input message port disabled. Read-write access.
1	Busy	3	5	***	When 0, the circular buffer is idle, i.e. (RdPtr == WrPtr). When 1, the circular buffer is busy, i.e. (RdPtr != WrPtr). Read-only access, but writing the register clears the read and write pointers, so clearing this bit.
2	RqBusy	3	5		When 0, the DMA engine is idle, i.e. (RqPtr == WrPtr). When 1, the DMA engine is busy, i.e. (RqPtr != WrPtr). Read-only access, but writing the register clears the request and write pointers, so clearing this bit.
331	Reserved	3	5		Reserved.

Notes: This is locked while the circular buffer is busy.

3Dlabs

Proprietary and Confidential

CBufAddrlso

Name	Туре	Offset	Format
CBufAddrIso	Region Zero	0x0F098	Bitfield

Control register

Bits	Name	Read	Write	Reset	Description
0,1	ByteSwap	3	5		Byte swap: 0 = ABCD (no swap) 1 = BADC 2 = CDAB 3 = DCBA
2,9	Reserved	3	5		Reserved for future expansion.
1031	Addr	3	5	***	

Notes: This is locked while the circular buffer is busy.

CBufWrPtrlso

Name	Туре	Offset	Format
CBufWrPtrIso	Region Zero	0x0F0A0	Bitfield

Control register

Bits	Name	Read	Write	Reset	Description
010	Reserved	3	3	***	Circular buffer write-pointer, as an offset in words from the start.
20,21	Reserved	3	5		Reserved for future expansion.
2231	Reserved	3	5		Reserved

Notes: The write pointer is initialised to 0 when the circular buffer is enabled

258

Proprietary and Confidential

CBufRdPtrlso

Name	Туре	Offset	Format	
CBufRdPtrIso	Region Zero	0x0F068	Bitfield	

Control register

Bits	Name	Read	Write	Reset	Description
022	Reserved	3	5	***	Circular buffer read-pointer, as an offset in words from the start.
20,21	Reserved	3	5		Reserved for future expansion.
2231	Reserved	3	5		Reserved

Notes: The read pointer is initialised to 0 when the circular buffer is enabled

CommandIdIso

Name	Туре	Offset	Format	
CommandIdIso	Region Zero	0x0F0B0	Bitfield	
	Control register			

Bits	Name	Read	Write	Reset	Description
029	CommandID	3	5	***	Value of the most recently processed CommandId message.
30,31	Reserved	3	5		Reserved

Notes:

3Dlabs

Proprietary and Confidential

SyncIdIso

Name	Туре	Offset	Format
SyncIdIso	Region Zero	0x0F0B8	Bitfield

Control register

Bits	Name	Read	Write	Reset	Description
029	Sync	3	5	***	Value of the most recently processed Sync command
30,31	Reserved	3	5		

Notes:

OMsgReady

Name	Туре	Offset	Format
OMsgReady	Region Zero	0x0F0C0	Bitfield

Control register

Bits	Name	Read	Write	Reset	Description
0	Ready	3	5	0	When 0, the output message is not ready to be read. When 1, the output message is ready to be read
131	Reserved	3	5		

Notes:

260

Proprietary and Confidential

OMsgTag

Name	Туре	Offset	Format
OMsgTag	Region Zero	0x0F0C8	Bitfield

Control register

Bits	Name	Read	Write	Reset	Description
09	Tag	3	5	***	Message Tag
10,11	Reserved	3	5		Reserved for future tag expansion
1231	Reserved	3	5		Reserved

Notes:

OMsgData[0..3]

Name	Туре	Offset	Format
OMsgData[03]	Region Zero	0x0F0D0	Data
		0x0F0D8	
		0x0F0E0	
		0x0F0E8	
	Control register		

Control register

Bits	Name	Read	Write	Reset	Description
031	Data	3	5	***	Message data

Notes:

3Dlabs

Proprietary and Confidential

MagicWrPtrUsr

Name	Туре	Offset	Format
MagicWrPtrUsr	Region Zero	0x0F068	Bitfield

Control register

Bits	Name	Read	Write	Reset	Description
022	Reserved	3	5		Reserved
2230	Magic	3	3	***	Magic number required in the corresponding bits of the CBufWrPtrUsr
31	Reserved	3	5		Reserved

Notes:

CommIntrMask

Name	Туре	Offset	Format
CommIntrMask	Region Zero	0x0F0F0	Bitfield

Control register

Bits	Name	Read	Write	Reset	Description
015	Mask	3	3	***	Pending interrupt mask. A per-context bit is set when a Command or Sync interrupt is asserted. Bits are cleared by writing a 1 to them.
1631	Reserved	3	5		

Notes:

262

Proprietary and Confidential

SyncMask

Name	Туре	Offset	Format
SyncIntrMask	Region Zero	0x0F0F8	Bitfield

Control register

Bits	Name	Read	Write	Reset	Description
015	Mask	3	3	***	Pending interrupt mask. A per-context bit is set when a Command or Sync interrupt is asserted. Bits are cleared by writing a 1 to them.
1631	Reserved	3	5		

Notes:

3Dlabs

Proprietary and Confidential

1.7.12 GPIO User (0x10000 – 0x1FFFF)

CbufWrPtrUsr[0-15]

Name	Туре	Offset	Format	
CbufWrPtrUsr[0]	Region Zero	0x10010		
CbufWrPtrUsr[1]		0x11010		
CbufWrPtrUsr[2]		0x12010		
CbufWrPtrUsr[3]		0x13010		
CbufWrPtrUsr[4]		0x14010		
CbufWrPtrUsr[5]		0x15010		
CbufWrPtrUsr[6]		0x16010		
CbufWrPtrUsr[7]		0x17010		
CbufWrPtrUsr[8]		0x18010		
CbufWrPtrUsr[9]		0x19010		
CbufWrPtrUsr[10]		0x1a010		
CbufWrPtrUsr[11]		0x1b010		
CbufWrPtrUsr[12]		0x1c010		
CbufWrPtrUsr[13]		0x1d010		
CbufWrPtrUsr[14]		0x1e010		
CbufWrPtrUsr[15]		0x1f010		

Status register

Bits	Name	Read	Write	Reset	Description
019	WrPtr	3	5	0xXX XX.X XXX	Circular buffer write-pointer, as an offset in words from the start. Reset value = undefined. Read-write access when the magic bits match, read- only otherwise.
20,21	-	3	5		Reserved for future expansion of preceding field.
2230	Magic	3	5		When written, these bits must match the corresponding bits set via the MagicWrPtrUsr . When read, these bits return 0.
31	Yield	3	5		When written with 0, the context finishes its timeslice (default behaviour). When written with 1, the context yields its timeslice (effectively forcing it to 0) at the next opportunity. When read, this bit returns 0.

Notes: • The write-pointer is initialised to 0 when the circular buffer is enabled.

• This accesses one register in an array of 16, indexed by address bits 15:12.

264

Proprietary and Confidential

CbufRdPtrUsr[0-15]

Name	Туре	Offset	Format	
CbufRdPtrUsr[0]	Region Zero	0x10018		
CbufRdPtrUsr[1]		0x11018		
CbufRdPtrUsr[2]		0x12018		
CbufRdPtrUsr[3]		0x13018		
CbufRdPtrUsr[4]		0x14018		
CbufRdPtrUsr[5]		0x15018		
CbufRdPtrUsr[6]		0x16018		
CbufRdPtrUsr[7]		0x17018		
CbufRdPtrUsr[8]		0x18018		
CbufRdPtrUsr[9]		0x19018		
CbufRdPtrUsr[10]		0x1a018		
CbufRdPtrUsr[11]		0x1b018		
CbufRdPtrUsr[12]		0x1c018		
CbufRdPtrUsr[13]		0x1d018		
CbufRdPtrUsr[14]		0x1e018		
CbufRdPtrUsr[15]		0x1f018		

Status register

Bits	Name	Read	Write	Reset	Description
019	RdPtr	3	5	0xXX XX.X XXX	Circular buffer read-pointer, as an offset in words from the start. Reset value = undefined. Read-only access.
20,21	Reserved	3	5		Reserved for future expansion of preceding field.
2231	Reserved	3	5		Reserved.

Notes:

3Dlabs

Proprietary and Confidential

CommandIDUsr[0-15]

Name	Туре	Offset	Format	
CommandIDUsr[0]	Region Zero	0x10020		
CommandIDUsr[1]		0x11020		
CommandIDUsr[2]		0x12020		
CommandIDUsr[3]		0x13020		
CommandIDUsr[4]		0x14020		
CommandIDUsr[5]		0x15020		
CommandIDUsr[6]		0x16020		
CommandIDUsr[7]		0x17020		
CommandIDUsr[8]		0x18020		
CommandIDUsr[9]		0x19020		
CommandIDUsr[10]		0x1a020		
CommandIDUsr[11]		0x1b020		
CommandIDUsr[12]		0x1c020		
CommandIDUsr[13]		0x1d020		
CommandIDUsr[14]		0x1e020		
CommandIDUsr[15]		0x1f020		
	Status register			

Bits	Name	Read	Write	Reset	Description			
029	CommandId	3	5		Value of the most recently processed CommandId			
					message.			
					Reset value = undefined.			
					Read-only access.			
30,31	Reserved	5	5		Reserved.			

Notes: This accesses one register in an array of 16, indexed by address bits 15:12

266

Proprietary and Confidential

SyncIDUsr[0-15]

Name	Туре	Offset	Format	
SyncIDUsr[0]	Region Zero	0x10028		
SyncIDUsr[1]		0x11028		
SyncIDUsr[2]		0x12028		
SyncIDUsr[3]		0x13028		
SyncIDUsr[4]		0x14028		
SyncIDUsr[5]		0x15028		
SyncIDUsr[6]		0x16028		
SyncIDUsr[7]		0x17028		
SyncIDUsr[8]		0x18028		
SyncIDUsr[9]		0x19028		
SyncIDUsr[10]		0x1a028		
SyncIDUsr[11]		0x1b028		
SyncIDUsr[12]		0x1c028		
SyncIDUsr[13]		0x1d028		
SyncIDUsr[14]		0x1e028		
SyncIDUsr[15]		0x1f028		

Status register

ſ	Bits	Name	Read	Write	Reset	Description
	029	SyncId	3	5		Value of the most recently processed SyncId message. Reset value = undefined. Read-only access.
	30,31	Reserved	5	5		Reserved.

Notes: This accesses one register in an array of 16, indexed by address bits 15:12

1.8 Memory Apertures 1 & 2

Access to memory apertures is controlled by the <u>ApertureOne</u> and ApertureTwo registers in Region Zero.

1.9 Expansion ROM

A region is provided for a standard 64 KByte PCI Expansion ROM. Code will never be executed directly from this ROM but will always be loaded into host memory before execution.

3Dlabs

Proprietary and Confidential

CFGBusConfig

Name	Туре	Offset	Format
CFGBusConfig	ROM	0xF0	Bitfield
	Control register		

Bits	Name	Read	Write	Reset	Description
0	BaseClassZero	3	3	See note	0 = use the correct PCI BaseClass Code (Display Controller) 1 = force the PCI BaseClase Code to zero (backward compatible)
1	VgaEnable	3	3	See note	0 = disable internal VGA subsystem 1 = enable internal VGA subsystem
2	VgaFixed	3	3	See note	0 = disable VGA fixed address decoding 1 = enable VGA fixed address decoding (Fixed VGA address decoding is only active when both the VgaFixed and VgaEnable fields are set.) Bit 1
3	VgaNoAlias	3	3	See note	0 = decode only 10 bits of VGA I/O addresses 1 = decode all 32-bits of VGA I/O addresses Bit 2
4	SubClass3D	3	3	See note	0 = set Display SubClass Code to "other display" when VGA disabled 1 = set Display SubClass Code to "3D controller" when VGA disabled
5	RetryDisable	3	3	See note	0 = enable PCI Retry using "Disconnect-Without- Data" 1 = disable PCI Retry using "Disconnect-Without- Data"
6	DelayRd Disable	3	3	See note	0 = enable Delayed PCI Read transactions 1 = disable Delayed PCI Read transactions
7	DelayWr Disable	3	3	See note	0 = enable Delayed PCI Write transactions 1 = disable Delayed PCI Write transactions
8	Rate1X Capable	3	3	See note	0 = device does not support 1X data transfer rate 1 = device supports 1X data transfers (AGP only)
9	Rate2X Capable	3	3	See note	0 = device does not support 2X data transfer rate 1 = device supports 2X data transfers (AGP or FW)
10	Rate4X Capable	3	3	See note	0 = device does not support 4X data transfer rate 1 = device supports 4X data transfers (AGP or FW)

268

Proprietary and Confidential

11	PciFWCapable	3	3	See note	0 = device does not support PCI Fast Write transactions 1 = device can accept PCI Fast Write (FW) transactions
12	Agp4G Capable	3	3	See note	0 = the AGP bus master can only generate 32-bit addresses 1 = the AGP master supports addresses above 4GB boundary
13	SbaCapable	3	3	See note	0 = device not capable of AGP sideband addressing 1 = device can generate AGP sideband addressing
14	AgpRdEnable	3	3	See note	0 = disable AGP read master operation 1 = enable AGP read master operation
15	AgpWrEnable	3	3	See note	0 = disable AGP write master operation 1 = enable AGP write master operation
16	AutoCal Enable	3	3	See note	0 = disable AGP output driver auto-calibration 1 = enable AGP output driver auto-calibration
17	ShortReset	3	3	See note	0 = generate normal reset pulse to rest of chip (functional mode) 1 = generate short reset pulse to rest of chip (fast simulation only)
18	AgpAutoReset	3	3	See note	0 = rely on software not to trigger a SoftReset until AGP Master idle 1 = automatically terminate outstanding AGP requests on SoftReset
19	ByAutoFlush	3	3	See note	0 = rely on driver software to ensure Bypass/Core synchronisation 1 = automatically flush the Bypass when switching to Core accesses
20	FWDisc WithData	3	3	See note	0 = use "Disconnect-Without-Data" in PCI Fast Write mode 1 = use "Disconnect-With-Data" for PCI Fast Write transfers
21	PciPrefetch Enable	3	3	See note	0 = disable internal prefetch of slave read data for Regions 1 and 2 1 = enable internal prefetch of slave read data for Regions 1 and 2

3Dlabs

Proprietary and Confidential

22	Pci Prefetchable	3	5	See note	This controls the Base Address Register "Prefetchable" bits and cannot be altered once it has been loaded from ROM. 0 = Base Address Regions 1 and 2 are not marked prefetchable 1 = Base Address Regions 1 and 2 are both marked prefetchable	
23	PciAddress64	3	5	See note	0 = the PCI slave is located anywhere in 32-bit address space 1 = the PCI slave is located anywhere in 64-bit address space [The PCI master can always use DAC to access 64-bit space]	
2427	Base1AddrSize	3	5	See note	Controls the size of Region 1, cannot be altered once it has been loaded from ROM See <i>Base2AddrSize</i> for values	
2831	Base2AddrSize	3	5	See note	Controls the size of Region 2, cannot be altered once it has been loaded from ROM. 0x0 = not enabled 0x1 = 128 KB 0x2 = 256 KB 0x3 = 512 KB 0x4 = 1 MB 0x5 = 2 MB 0x6 = 4 MB 0x7 = 8 MB 0x8 = 16 MB 0x8 = 16 MB 0x8 = 128 MB 0xA = 64 MB 0xB = 128 MB 0xC = 256 MB 0xC = 256 MB 0xE = 1 GB 0xF = 2 GB	

Proprietary and Confidential

3Dlabs

Notes: The **BusConfig** register is normally loaded from the external expansion ROM and controls the configuration of the bus interface. Most of the fields in this register can be updated by PCI Configuration Space writes. This allows boot-time software to change the default power-up values, where this makes sense. The fields controlling Base Address region sizes and Base Address register widths are read-only, since it is not sensible to update these from software after power-up.

The field names of this register are used throughout this document to indicate how other registers are initialised and configured. For example, the *BaseClassZero* field is used to control the contents of the **CFGClassCode** register. The abbreviation *AgpCapable* is used to indicate the logical OR of *the Rate1XCapable*, *Rate2XCapable*, and *Rate4XCapable* fields, and controls those PCI Fast Write and AGP capabilities which are independent of the data transfer rate.

The Reset value default is 0xBB180000 but can be loaded from ROM

CFGFunConfig

Name CFGFur	aConfig	Type Config <i>Control</i>		Offs 0xE	
Bits	Name	Read	Write	Reset	Description
0	MaxFunction	3	5	0	0 = only function zero is enabled (single function device) 1 = functions zero and one enabled (multi function device)
1, 2	Reserved	3	5	0	0 = reserved (for extending the MaxFunction field)
3	MultiUniqDevI d	3	5	0	0 = all functions have the same Device ID 1 = each function has a unique Device ID
4	MultiShareIntLi ne	3	5	0	0 = every function has a separate Interrupt Line register 1 = all functions share a common Interrupt Line register
5	MultiBar1Enabl e	3	5	0	0 = disable the Region One BAR for functions greater than zero 1 = all functions have the same size Region One as function zero

3Dlabs

Proprietary and Confidential

		1	1	1	
6	MultiBar2Enabl	3	5	0	0 = disable the Region Two BAR for functions greater
	e				than zero
					1 = all functions have the same size Region Two as
					function zero
7	MultiAgpCapab	3	5	0	0 = functions greater than zero do not implement
	le				AGP registers
					1 = all functions have AGP registers when
					AGPCapable is one
					Unimplemented AGP registers are always Zero and
					Read Only.
8	MultiShare	3	5	0	0 = every function has a separate AGP Command
	AgpCmd				register
					1 = all functions share a common AGP Command
					register
					This field has no effect when MultiAgpCapable is
					zero, in which case the
					AGP registers for functions greater than zero will be
					Zero and Read Only.
928	Reserved	3	5	0	
29, 30	RomAddrSize	3	5	0	This controls the size of the Expansion ROM Region.
_,		5	c	Ť	0x0 = 64 KB
					0x1 = 128 KB
					$0x^2 = 256 \text{ KB}$
					$0x^2 = 512 \text{ KB}$
31	AltDeviceId	3	5	0	0 = use "standard" Device IDs (starting from 0020h)
51		5	5		1 = use "alternate" Device IDs (starting from 0020h) 1 = use "alternate" Device IDs (starting from 0022h)
					1 – use alternate Device iDs (starting from 002211)

Notes: The field names of this register are used throughout this document to indicate how other registers are initialised and configured. For example, the *MaxFunction* field is used to control the contents of the CFGHeaderType configuration register for each function.

The **FunConfig** register is normally loaded from the external expansion ROM and controls how the bus interface is configured for multi-function operation. This entire register is read-only, since it is not sensible to update the number of functions or **BaseAddress** Registers from software after power-up.

The Reset value default is 0x00000000 but can be loaded from ROM

Proprietary and Confidential

3Dlabs

CFGDevConfig

Name	Type	Offset	Format
CFGDevConfig	Config	0xEC	Bitfield
	Control register		

Ī	Bits	Name	Read	Write	Reset	Description
	031	DevConfig	3	3	0	Generic Device configuration

Notes: The **DevConfig** register is normally loaded from the external ROM (see *Reference Guide* volume IV, <u>Chapter 10, *Resef*</u>) and contains configuration information for the rest of the device – it does not affect the behaviour of the bus interface. The output of this register is presented to the rest of the chip as a 32-bit configuration data bus, together with a "valid" flag indicating when the register been loaded. When **CFGDevConfig** is not loaded from the ROM, the "valid" flag is not asserted to the rest of the chip until the register has been loaded from software. This register can be read and written using PCI Configuration Space accesses, with the **CFGDevConfigMask** register providing a 32-bit write mask.

The Reset value default is 0x00000000 but can be loaded from ROM

CFGDevConfig

Name CFGDevC	onfig	Type Config <i>Control</i>		Offs 0xE0	
Bits	Name	Read	Write	Reset	Description
031	DevConfig	3	3	0	Generic Device configuration

Notes: The **DevConfig** register is normally loaded from the external ROM (see *Reference Guide* volume IV, <u>Chapter 10, Resed</u>) and contains configuration information for the rest of the device – it does not affect the behaviour of the bus interface. The output of this register is presented to the rest of the chip as a 32-bit configuration data bus, together with a "valid" flag indicating when the register been loaded. When **CFGDevConfig** is not loaded from the ROM, the "valid" flag is not asserted to the rest of the chip until the register has been loaded from software. This register can be read and written using PCI Configuration Space accesses, with the **CFGDevConfigMask** register providing a 32-bit write mask.

The Reset value default is 0x00000000 but can be loaded from ROM

3D*labs*

Proprietary and Confidential

CFGDevConfigMask

Name	Type	Offset	Format
CFGDevConfigMask	Config	0xE8	Bitfield
of obevooning husk	Control register	UALO	Differe

Bits	Name	Read	Write	Reset	Description
031	DevConfig	3	3	0	Generic Device configuration

Notes: The **DevConfigMask** register is normally loaded from the external ROM (see *Reference Guide* volume IV, <u>Chapter 10, *Resef*</u>) and. contains the write mask for the **DevConfig** register. When a bit is set in the write mask, the corresponding bit in the **DevConfig** register is writeable. This configurable write mask reduces the need for device-specific masking to be included in the bus interface, while still providing write-protection for fields which should not be dynamically updated by software after power-up.

The Reset value default is 0xFFFFFFF but can be loaded from ROM

1.10 VGA Registers (0xA0000 - 0xBFFFF)

The bus interface can be configured to respond to the standard VGA-compatible Memory and I/O Space addresses using the <u>VgaFixed</u> bit in the **CFGBusConfig** register², provided the internal VGA controller has been enabled using the <u>VgaEnable</u> bit in the same register. The bus interface will then respond to Memory Space addresses A0000h through BFFFh, and also I/O Space addresses within the ranges 3B0h to 3BBh and 3C0h to 3DFh (and aliases of these I/O addresses when appropriately configured). These are all fixed addresses, unaffected by the base address registers in PCI Configuration Space.

It is also possible to access the VGA control registers through the relocatable Region Zero in PCI memory space, and the VGA memory through either of the relocatable local memory apertures (Regions One and Two).

1.10.1 Fixed address decoding

All 32 bits of a PCI Memory Space address are decoded to determine if a fixed memory address access is being made to the VGA Unit. The fixed memory VGA address range is divided into four 32 KByte sections, each of which has its own independent range decode enable from the VGA Unit. These enable signals are used to select which of the possible memory address sub-ranges are currently active – as far as the bus interface is concerned any combination of these sub-ranges can be active, depending on the mode of the VGA Core Unit:

VGA Unit Address Range Enable Signals

² See the *PCI Config Unit Specification* for details of the CFGBusConfig register.
 274 *Proprietary and Confidential*

VHDL Signal Name	Memory Address Range Enabled
PciVgaMemA0Decode	1 = decode addresses 0xA0000 - 0xA7FFF
PciVgaMemA8Decode	1 = decode addresses 0xA8000 - 0xAFFFF
PciVgaMemB0Decode	$1 = \text{decode addresses } 0 \times B0000 - 0 \times B7FFF$
PciVgaMemB8Decode	1 = decode addresses 0xB8000 - 0xBFFFF

1.10.2 Memory Aperture Accesses

When the *VgaAccess* bit is set in either of the **ApertureOne** or **ApertureTwo** registers³, then all accesses to the relevant Region One or Region Two aperture will be forwarded to the VGA Unit rather than directly to the memory controller. Where the memory aperture is configured to be larger than the 128 KByte VGA memory size, then VGA memory space will be aliased within the total aperture address size.

VGA accesses using these relocatable memory apertures are not affected by the enables from the VGA Unit, but will always be forwarded to the VGA Unit provided the **VgaEnable** bit is set in the CFGBusConfig register.

1.10.3 Fixed I/O Addresses

The number of I/O address bits that are decoded by the bus interface depends on the *VgaNoAlias* configuration bit in the **CFGBusConfig** register. When *VgaNoAlias* is set, all 32 bits of I/O address are decoded. When *VgaNoAlias* is not set then only the bottom 10 bits of the address are decoded, and the bus interface responds to all I/O address aliases. The exact I/O Space addresses which the bus interface should respond to is a function of the configuration and mode of the VGA Core Unit. Enable signals from the VGA Unit are used to select which of the possible I/O address sub-ranges are currently active. For example, in monochrome and color VGA modes a different subset of I/O ports must be enabled.

 ³ See the PCI CSR Unit Specification for details of the ApertureOne and ApertureTwo registers.
 3Dlabs Proprietary and Confidential

VGA Unit Address Range Enable Signals						
VHDL Signal Name	Signal Value	I/O Addresses Decoded	Mode			
PciVgaIOColorDecode	0	0x3B4, 0x3B5, 0x3BA	Mono			
		0x3C0-0x3C2, 0x3C4-0x3CA				
		0x3CC, 0x3CE, 0x3CF				
PciVgaIOColorDecode	1	0x3D4, 0x3D5, 0x3DA	Color			
		0x3C0-0x3C2, 0x3C4-0x3CA				
		0x3CC, 0x3CE, 0x3CF				

1.10.4 Indirect VGA I/O Registers

The bus interface slave address decoder includes four registers which provide a mechanism to perform indirect accesses through VGA I/O Space. These registers occupy a special sixteen byte "VGA Indirect" region, which itself can only be accessed indirectly using a series of VGA byte (or word) I/O transactions. This is similar to the set of registers which are used to access any of Regions Zero, One, Two, and the ROM region indirectly through PCI Configuration Space.

The four VGA registers and their use are described first, followed by details of how to read and write these registers through VGA I/O Space together with examples.

31	24	16	8	0	
reserved IndirectByteEn					offset = 0h
IndirectData					offset = 4h
IndirectAddr					offset = 8h
reserved IndirectAccess					offset = Ch

The **IndirectAddr** register has the same format as the **CFGIndirectAddress** register in configuration space, specifying a region in its top three bits, and an offset within that region in the remaining bits. To make an indirect access, the **IndirectAddr** register is first loaded with the destination and the offset within that region.

For an indirect write, 32 bits of data are written into **IndirectData** and four byte enables into **IndirectByteEn**. A single byte write to the **IndirectAccess** register triggers the write. For an indirect read, a single byte read of the **IndirectAccess** register causes 32 bits of data to be read from inside the device, and loaded into the **IndirectData** register. Subsequent reads of the **IndirectData** register can be used to obtain the data without causing side effects to the rest of the device (allowing 32-bit indirect data to be read back using byte I/O transfers). Note that reads or writes to the IndirectAccess register must always be single-byte transfers.

Proprietary and Confidential

3Dlabs

1.10.5 Reading from a Region Zero register

The following examples show how to use the VGA Indirect registers to read and write internal registers. The I/O ports shown are the monochrome ports at 0x3B0 and 0x3B1. If the VGA Unit is in colour mode then the ports at 0x3D0 and 0x3D1 should be used instead. Byte accesses are shown in these examples, but word accesses to combine the offset and data would be valid (and potentially more efficient) except when accessing the IndirectAccess register.

The following code shows how to read the contents of the register at offset 0×1234 in Region Zero.

```
// write the indirect address 0 \texttt{x} \texttt{1234} to the internal \textbf{IndirectAddr} register
```

```
Addr = (0 << 29) | 0x1234

port(0x3B0) \leftarrow 0x08

port(0x3B1) \leftarrow ((Addr >> 0) \& 0xFF) // load

port(0x3B0) \leftarrow 0x09

port(0x3B1) \leftarrow ((Addr >> 8) \& 0xFF) // load

port(0x3B1) \leftarrow ((Addr >> 16) \& 0xFF) // load

port(0x3B0) \leftarrow 0x0B

port(0x3B1) \leftarrow ((Addr >> 24) \& 0xFF) // load
```

// set the byte enables to read all four data bytes

port(0x3B0) ← 0x00 port(0x3B1) ← 0x0F

 $\ensuremath{{\prime}}\xspace$ // trigger the read internally using byte read of IndirectAccess register

port(0x3B0) $\leftarrow 0x0C$ tempvar \leftarrow port(0x3B1)

 $\ensuremath{\prime\prime}\xspace$ IndirectData now contains the data so read it back one byte at a time.

FinalData = (Data3 << 24) | (Data2 << 16) | (Data1 << 8) | Data0

3Dlabs

Proprietary and Confidential

1.10.6 Writing to a Region Two Register

The following code shows how to write the value "Data" to offset 0x1234 in Region Two. // write the indirect address 0x1234 to the internal IndirectAddr register Addr = (2 << 29) | 0x1234// (2 << 29) port(0x3B0) ← 0x08 port(0x3B1) ← ((Addr >> 0) & 0xFF) // load byte 0 of address & region port(0x3B0) < 0x09 // load byte 1 of address & region port(0x3B0) < 0x0A // load byte 2 of address & region port(0x3B1) ← ((Addr >> 16) & 0xFF) port(0x3B0) < 0x0B port(0x3B1) ← ((Addr >> 24) & 0xFF) // load byte 3 of address & region // set the byte enables to write all four data bytes port(0x3B0) < 0x00 port(0x3B1) < 0x0F // load IndirectData with the data to be written, one byte at a time port(0x3B0) < 0x04 port(0x3B1) ← ((Data >> 0) & 0xFF) // load byte 0 of dword to write port(0x3B0) < 0x05 port(0x3B1) ← ((Data >> 8) & 0xFF) // load byte 1 of dword to write port(0x3B0) ← 0x06 port(0x3B1) ← ((Data >> 16) & 0xFF) // load byte 2 of dword to write port(0x3B0) < 0x07 port(0x3B1) ← ((Data >> 24) & 0xFF) // load byte 3 of dword to write // trigger the write internally using byte write of IndirectAccess register port(0x3B0) ← 0x0C // select IndirectAccess register port(0x3B1) ← 0x00 // write any value to trigger the write

Proprietary and Confidential

3Dlabs

3Dlabs

Proprietary and Confidential